Owning full chip and block level timing closure ownership throughout the entire project cycle. Develop and maintain methodology and flows related to timing constraints generation/verification and closure. Handling timing constraints for both Functional and Test mode, block and top level static timing analysis. Work closely with various multi-functional teams on resolving complex timing issues for major building blocks of complex SoCs. ECO generation at both block and top level, handshaking with...

Skills