Rodeo
Get started

eTeam

Application Specific Integrated Circuit Design Engineer

Farnborough
Posted about 17 hours ago
Sign up to applySee more jobs like this
Get notified of more jobs like this · No spam, ever

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Title: ASICS Engineering
Contract: Sept 28, 2026 – Dec 23, 2026
Hours per Week: 37 hours
Location: Farnborough, UK

TECHNICAL SKILLS

Must Have

  • Analogue Layout
  • Cadence
  • CMOS IC Design
  • Spectre

JOB DESCRIPTION:

Experience Required: 4-8 years

The senior engineer will take on the design of multiple analogue blocks including LDOs, temperature sensors, central biasing, test bus and process monitors. The tasks will include:

  • Review of block specifications and architecture selection.
  • Schematic design, simulation and reporting compliance to specifications.
  • Overseeing a layout engineer to complete the layout.
  • Post-layout parasitic simulation and necessary adjustments.
  • Documentation of usage and any calibrations etc.
  • Liaising with the chip lead to integrate the designs.
  • Presentation of design for block-level reviews.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Key Responsibilities:

  • Acts as a key contributor in a complex environment.
  • Responsible for the delivering the fully verified blocks.
  • Solves complex problems in a tightly constrained environment.
  • Fully competent in Analogue design for complex sub-cells and small subsystems.
  • Keeps abreast of new developments and is technical expert in the design of analogue sub-cells.
  • Ensures quality of the solution; works with macro lead to ensure timely delivery of subsystems.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Analogue Layout
Cadence
CMOS IC Design
Spectre
LDOs
Temperature Sensors
Central Biasing
Test Bus
Process Monitors
Schematic Design
Simulation
Post-layout Parasitic Simulation

Location

Farnborough, England, United Kingdom

Sign up to applySee more jobs like this