Synopsys
ASIC Digital Design Verification, Sr Staff Engineer-18397

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
DESCRIPTIONS & REQUIREMENTS
Job Description and Requirements
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
An enthusiastic and detail-oriented ASIC Digital Design Engineer with a passion for cutting-edge technology and a penchant for solving complex problems. You thrive in a collaborative environment and are adept at translating high-level requirements into robust and efficient designs. Your expertise, coupled with your strong understanding of digital design and verification methodologies, makes you an invaluable asset to any project. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently, taking on complex challenges, and delivering innovative solutions. You are proactive, with excellent communication skills that enable you to work effectively with cross-functional teams. Your ability to adapt quickly to new challenges and technologies ensures that you remain at the forefront of industry advancements.
What You’ll Be Doing:
- Designing and implementing verification environments to ensure the correctness of Interface IP protocols.
- Collaborating with design and architecture teams to identify and fix bugs.
- Performing all tasks related to verifying a complex digital IP including detailed test plans, functional coverage analysis and driving coverage closure.
- Mentoring and guiding junior verification engineers in best practices and methodologies.
- Conducting design and verification reviews and providing constructive feedback to improve overall quality and functionality.
- Documenting design specifications, test plans, and verification reports.
- Proficiency in System Verilog, UVM, SVA, and other verification techniques.
- Strong understanding of digital design and verification concepts.
- Excellent problem-solving skills and attention to detail.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
The Impact You Will Have:
- Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.
- Enhancing the robustness and efficiency of our verification processes and methodologies.
- Contributing to the successful launch of Interface IP products, impacting various industries.
- Driving innovation and excellence within the verification team.
- Improving the overall performance and functionality of Synopsys' IP offerings.
- Fostering a culture of continuous improvement and technical excellence.
What You’ll Need:
- Proficiency in digital design and verification methodologies.
- Experience with developing testbenches using System Verilog and UVM.
- Expertise in using advanced verification techniques.
- Familiarity with scripting languages such as Python or Perl for automation.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Who You Are:
- Detail-oriented with a strong analytical mindset.
- Excellent communicator, able to convey complex technical concepts clearly.
- Collaborative team player who thrives in a dynamic environment.
- Proactive and self-motivated, with a commitment to continuous learning.
- A results-driven professional committed to delivering high-quality work.
- Mentor and leader, capable of guiding and developing junior engineers.
The Team You’ll Be A Part Of:
You will be part of a highly skilled and motivated verification team focused on delivering cutting-edge Interface IP solutions. The team is dedicated to maintaining the highest standards of quality and performance, working collaboratively to tackle complex verification challenges. You will have the opportunity to work alongside industry experts and contribute to the development of next-generation technologies.
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
GENERAL INFORMATION
Job Title
ASIC Digital Design Verification, Sr Staff Engineer-18397
Job ID
18397
Country
United Kingdom
City
UK Off-Site
State/Province
UK Off-Site Office
Date Posted
17-Aug-2026
Job Category
Engineering
Job Subcategory
ASIC Digital Design
Hire Type
Employee
Remote Eligible
No
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Location