Quant Capital
ASIC Engineer
Get notified of more jobs like this · No spam, ever
How your CV stacks up
Upload your CV to see how well it fits this job role
?%
ASIC Engineers | Physical Design & Verification | Trading Technology
Quant Capital is working with a leading trading firm to hire engineers for its ultra low latency hardware team.
The team develops custom hardware for demanding trading applications, with projects spanning ASIC and FPGA technologies. It’s a small group with close links to trading, networking and research infrastructure, so you’ll have direct input into design decisions and see how your work is used.
We’re recruiting across two distinct profiles. You don’t need to meet the requirements for both.
Physical Design Engineer
You’ll take ownership of physical implementation, covering floorplanning, place and route, timing closure, power analysis and physical verification. We’re looking for 8+ years of hands-on experience, with the breadth to manage the full flow and spot risks before they become expensive problems.
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
You’ll also need to read and write RTL. When a timing or routing problem comes back to the design itself, you should be comfortable investigating the cause and contributing to a design change.
This is particularly relevant to engineers who started in RTL design before moving into physical implementation, or who have covered both in a smaller chip team. Deep PD experience matters, but experience confined entirely to the back end won’t be enough.
ASIC Verification Engineer
You’ll help shape the verification approach, investigate difficult failures and build confidence in designs before they reach hardware.
We’re looking for 4+ years of practical RTL design and verification experience, with a significant focus on ASIC verification using Synopsys or Cadence tools. You should understand the hardware you’re testing and be comfortable working with designers to get to the root of a problem. The project portfolio includes both ASICs and FPGAs. Formal verification, front-end design and synthesis, or physical design experience would strengthen your application, but these are not essential.
Get help with your application
Your very own career expert that helps elevate your application to the next level.
The engineering environment
The team takes its development tools seriously. Alongside your hardware expertise, you’ll bring programming experience in Python, C++ or another high-level language, and an interest in making the design process more reliable and productive.
You’ll have scope to improve tools and automation as part of the engineering work. You should be open to learning unfamiliar approaches and able to explain technical decisions clearly in English.
For a confidential discussion, contact Sebastiaan Roest-Ellis at Quant Capital with your CV or a brief outline of your hardware experience.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Location