AccelerComm
Design Team Leader

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Design Team Leader
Department: Hardware
Employment Type: Full Time
Location: Cambridge
Description
As the Principal Design Team Leader at AccelerComm, you will be working on 5G base stations on board satellites. This revolutionary technology is at the leading edge of non-terrestrial communications, and will underpin the next generation of mobile standards giving complete coverage to the globe. AccelerComm develop the baseband signal processing technology, using hardware acceleration to generate world-leading error resilience, capacity and power efficiency. The Principal Design Team Leader will take a leading role in shaping the technical roadmap for extending the power efficiency for the latest generation space-qualified devices, and then delivering this technology to our customers.
Key Responsibilities
We are looking for a person with a proven track record of team leadership and delivering complex IP, who has a real interest in all aspects of the Intellectual Property development life cycle.
This is a hands-on role requiring exceptional team leadership skills alongside technical skills to drive the design, quality, and delivery of Layer 1 IP. This role will play a pivotal part in the growth of AccelerComm and our product portfolio. You will need to:
- Help to inform technical decision-making and planning within the wider company, working with colleagues from Algorithm, System Architecture and Software teams.
- Take responsibility for the successful and timely delivery of projects by providing technical leadership.
- Provide team leadership to build knowledge and support the development of individuals.
- Work closely with other senior members of the hardware team to help translate product requirements into hardware team deliverables.
- Support discussions with customers during presales and product development.
- Oversee the implementation of designs targeting both FPGA and ASIC using industry standard techniques, including the creation of UVM based testbenches.
- Help to shape AccelerComm’s engineering methodology, processes, and design techniques, integrating AI where valuable.
- Nurture professional growth of team members through regular mentoring, coaching, and feedback.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Skills, Knowledge & Expertise
Essential
- Track record of building and leading high performing collaborative teams.
- Expert knowledge of RTL design (Verilog, SystemVerilog) for complex ASIC and FPGA products.
- A strong skillset in delivery of digital designs for ASIC and FPGA.
- Optimisation of timing and hardware resources for high throughput data or signal processing applications. Experience in power management techniques, synthesis and timing analysis.
- Expert user of EDA tools for simulation and synthesis.
- Knowledge and appreciation of project management methodologies across the design lifecycle including agile and waterfall, requirements capture and traceability.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Desirable
- Knowledge of communications signal processing algorithms (such as error correction, equalisation, channel estimation, beamforming).
- Understanding of UVM verification techniques or practical experience using UVM for IP verification.
- Experience with high speed interfaces on and off chip such as AMBA, PCI-E or JESD.
- Understanding of using C++/SystemC for design modelling and integration.
- Experience in Technology Readiness Models.
- Understanding of system architecture of a multi-disciplinary team project.
Job Benefits
We pay competitive salaries which depend on skills and experience.
We offer a bonus scheme which pays up to 20% of salary annually, depending on performance. This is in addition to EMI share options, issued periodically. We offer a range of good quality company benefits including pension and private health insurance.
We operate flexible working hours and offer hybrid working.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London