NXP Semiconductors
Digital Verification Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
We Are Actively Expanding The Crypto & Security Competence Centre (CCC&S) At NXP And We Have New Opportunities In Our Team For Digital Verification Engineers Working On Next-generation Security Technologies Such As
- Post-Quantum Cryptography (PQC) IP
- Secure SoC subsystems, including next-generation roots of trust
- High-assurance cryptographic accelerators for future platforms
At CCC&S, we are also driving a significant transformation in how hardware is designed and verified by integrating AI directly into IC design and verification flows. The role is blended with traditional verification methods whilst the AI agents are being developed.
Driven Verification – What You’ll Be Part Of
In this role, you will contribute to a step-change in verification capability through:
- AI-driven verification automation – reducing regression effort while maintaining full coverage
- Intelligent debug and analysis – accelerating bug discovery and root-cause identification
- Automated test and vPlan generation – improving consistency and reducing human error
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
We Are Also Actively Developing Advanced Capabilities Including
- AI-assisted RTL understanding and test explanation
- Conversational debug interfaces for waveform and design interaction
- AI-driven coverage closure and test prioritisation
This is not a future vision—this transformation is already underway within CCC&S workflows.
Why This Role Stands Out
- Work on cutting-edge cryptography technologies critical to future cybersecurity
- Help define how AI transforms verification workflows and methodologies
- Join a growing organisation where your input shapes tools, processes, and technical direction
- Take ownership of high-visibility, complex projects from concept to silicon
Your Responsibilities
- Verification of digital hardware architectures.
- Creating, reviewing, and maintaining verification plans, and tracking verification progress.
- Specifying and developing verification strategies, tests, and environments for security features and hardware co‑processors.
- Working with emerging verification methodologies and introducing them into existing verification flows.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Your Profile
- BSc., or MSc., degree in Electronics or Electrical Engineering.
- Some experience with SystemVerilog for testbench development and verification.
- Some experience in UVM (Universal Verification Methodology), including component creation, sequences, drivers, monitors, and scoreboards.
- Solid understanding and practical use of Constrained Random Verification techniques.
- Experience with Metrics‑Driven Verification, including functional coverage and verification planning.
- Ability to write SystemVerilog Assertions (SVA) for protocol and design checking.
- Demonstrated success in achieving Coverage Closure across functional and code coverage metrics.
- Experience analysing coverage results and refining test strategies to close gaps.
- Strong debugging skills across simulations and complex verification environments.
- Knowledge of Formal Verification methods would be advantageous.
More information about NXP in the United Kingdom...
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London