HUBER+SUHNER
Electronic FPGA Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Job Description
Your tasks
- Design & implement FPGA logic in VHDL for Xilinx Artix-7 devices using Vivado, adhering to coding standards and design reviews.
- Develop finite state machines to control and sequence hardware interfaces and protocols reliably.
- Create low-level driver logic for I²C, SPI (and other simple serial interfaces), including initialisation, transaction handling, and error conditions.
- Write and maintain test benches (self-checking where practical), conduct functional and timing simulations, and document verification results.
- Perform hardware bring-up and validation, including lab testing, measurements, and iterative debug; collaborate on board-level constraints and interface timing.
- Manage constraints (XDC), clocking, resets, and CDC analysis; achieve timing closure and generate production-ready bitstreams.
- Contribute to requirements capture, architecture design, module specifications, and DFT/DFM considerations for FPGA-based systems.
- Maintain configuration management (SVN), branching/release processes, and traceability to requirements.
- Produce and maintain technical documentation: design descriptions, registers/interfaces, test procedures, and change logs.
- Participate in design and code reviews, support system integration, and assist production/field teams with issue triage.
- Support continuous improvement of FPGA design flows, test coverage, and automation (e.g., Tcl/Python scripts).
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Your profile
- Degree or equivalent experience in Electronic/Electrical Engineering, Computer Engineering, or related discipline.
- Strong hands-on experience with VHDL for FPGA design and verification.
- Proven experience targeting Xilinx Artix-7 families; confident using Vivado (project setup, constraints, synthesis, place & route, timing closure, bitstream generation).
- Ability to design deterministic finite state machines (FSMs) for control/driver logic.
- Experience implementing and validating low-level embedded interfaces: I²C, SPI, UART (desirable), including bus arbitration, timing, and protocol edge cases.
- Competence in writing self-checking test benches and performing simulation (e.g., using Vivado simulator).
- Experience testing on hardware: bringing up boards, using logic analysers/oscilloscopes, debugging timing/constraint issues, and validating firmware in-system.
- Understanding of timing constraints (XDC), clock domain crossing (CDC), metastability, resets, and synchronous design best practices.
- Familiarity with version control (e.g., SVN).
- Optional but beneficial: knowledge of PCB-level considerations, signal integrity, and simple scripting (Tcl/Python) to automate flows.
- Typically 3+ years in FPGA development within a product or R&D environment (or demonstrable equivalent).


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Track record of delivering FPGA features/modules from requirements through to validated hardware.
- Experience collaborating with electronics engineers and embedded software engineers for system integration.
- Clear communicator with strong documentation habits (design specs, interface descriptions, test plans, release notes).
- Methodical problem-solver with attention to detail; able to work independently and in cross-functional teams.
- Ownership mindset with a focus on reliability, maintainability, and testability.
Why HUBER+SUHNER Polatis?
- Our aim is to be the employer of choice and as such you can be assured of a market leading remuneration package that matches your skills and experience.
- Your employment and development is at the heart of our "Fundamentals".
- We have an entrepreneurial and collaborative culture within the business.
- We can't wait to hear from you!
Apply now
You will hear back from us as soon as possible. For further information please contact:
Kym Harrap
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills