Elite People Partners Ltd
Formal Verification Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Formal Verification Engineers – £50k-£130k – Oxford
Due to our continued growth, our semiconductor client is looking for Formal Verification Engineers to join their cutting-edge SoC team in the development of ASICs. The successful candidates will be working with experts in different aspects of SoC development on state-of-the-art projects.
You will be given the opportunity to undertake role-specific training to further develop your knowledge, experience, and further your career development.
The successful candidates will be able and open to learning other areas and specializations outside ASIC Design and Verification, from RTL Design, Formal Verification, and DevOps.
The successful candidate will also be working directly for an industry-renowned Senior Director who has built and established many multi-discipline teams throughout their career, and his teams have enjoyed major success.
This team is going to be a pure multi-discipline team which can tackle any issue that comes their way and become some of the industries most well-rounded engineers.
This is a fantastic opportunity for an engineer with 5 - 15+ years' experience in the industry.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Formal Verification Engineers Expected Contributions:
- Mentoring from principal & distinguished engineers.
- Opportunity to become a mentor to your colleagues.
- Understanding of different parts of the design & verification cycle.
- Experience working with leading-edge EDA tools and process nodes using industry standard languages and methodologies (e.g., Systemverilog, UVM, Formal).
- Working on high-volume data center & enterprise products used by industry-leading companies.
- Experience of working on projects with teams located internationally.
Formal Verification Essential Qualifications and Skills:
- Graduation with 10+ years of digital ASIC design and verification experience.
- Experience of Formal Verification (Jasper Gold or VC_Formal).
- Practical experience or desire to learn:
- Translating design requirements into RTL.
- Deriving functional requirements for verification.
- Systemverilog UVM test benches.
- Scripting languages & REST API’s (e.g., Perl/Python/TCL).
- Team player with good verbal and written communication skills.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Formal Verification Desirable Skills:
- Experience using SV UVM 1800.2.
- Familiarity with C/C++.
- Experience with any of the following storage interfaces: SAS, PCIe, NVMe (preferred), or SATA.
Salary and Package:
- Competitive Salaries ranging from £50,000 – £130,000 (Depending on Level and experience).
- 10%-20% Bonus (based on Company and individual performance).
- 25 days holiday + 8 days Bank Holiday per year.
- 3 Days a week on Site hybrid working.
- Pension (matched group pension up to 8%).
- Life Assurance.
- Income Protection.
- Private Medical.
- Employee Supported Volunteering.
- Employee Assistance Program for Health Well-being, Financial services, Legal services, etc.
- Training and Development.
- Visa Sponsorship available.
- Relocation Support (if required).
My client can offer a 3-stage process consisting of a 1st stage Video Call, 2nd Stage Video Call, and a 3rd Stage on-site interview (meet the team and site tour). This process can be completed within 2-3 weeks (based on availability).
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills