Rodeo
Get started

Morgan McKinley

FPGA Design Engineer

Oxfordshire
£60k – £65k/yr
Posted about 15 hours ago
Sign up to applySee more jobs like this
Get notified of more jobs like this · No spam, ever

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Job Title: Senior FPGA Engineer

Location: Hybrid / Oxfordshire

Salary: £65,000 per annum

About the Company:

I am partnering with a globally established technology business that specializes in high-precision spatial sensing and real-time data platforms. They develop complex hardware and embedded systems used in high-tech fields ranging from advanced healthcare analytics and robotics to digital media. They offer an engineering-led culture with low bureaucracy, strong financial stability, and high retention. It is an ideal setting for an engineer who wants full lifecycle ownership, direct impact on physical products, and the opportunity to solve complex, low-latency technical challenges alongside a close-knit team.

Role Summary:

We are looking for a self-motivated Senior FPGA Design Engineer to join our highly experienced development team. Reporting to the Lead Hardware Development Engineer, you will partner with electronic, mechanical, and software engineers to create industry-leading hardware, taking products from early conceptual studies through to post-release manufacturing.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Key Responsibilities:

  • Design and verify FPGA code for products including high-speed cameras, calibration devices, and networking equipment.
  • Ensure FPGA designs achieve required timing closure and functional performance.
  • Perform code reviews of existing and new VHDL/Verilog files.
  • Ensure designs meet regulatory compliance and have appropriate test coverage for manufacturing.
  • Full product lifecycle involvement.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Required Skills & Expertise:

  • Strong demonstrable experience in VHDL (Verilog experience is an advantage).
  • Essential experience in compilation timing closure.
  • Working knowledge of interface standards (LVDS, PCIe, GMII, etc.).
  • Skilled in testbench generation and verification.
  • Competent with Version Control systems (Git, SVN, etc.).
  • Degree in Electronic Engineering (or equivalent) with relevant industry experience.

Advantageous: High-speed digital/analogue design, DFM/DFT, image sensors, optics, Ethernet, RF Design, and using AI tools.

Benefits:

  • 10% Company Pension
  • 25 days Annual Leave + Bank Holidays
  • Private Medical (with Optical & Dental)
  • Permanent Health Insurance & Life Cover
  • Cycle to work scheme & Free On-site Parking
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Location

Oxfordshire, England, United Kingdom

Sign up to applySee more jobs like this