Morgan McKinley
FPGA Design Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Job Title: FPGA Engineer (Junior to Senior — Multiple Openings)
Location: Hampshire
Salary: Flexible / Dependent on Experience + Comprehensive Benefits Package
Industry: Defence & Security Technology
Employment Type: Full-time, Permanent
About the Opportunity
A market-leading innovator within the Defence and Security sector is expanding its specialist electronics team. We are seeking talented FPGA Engineers across all experience levels—from promising Junior Engineers looking to accelerate their careers, to Mid-level Developers and seasoned Senior/Lead Architects—to work on high-reliability, mission-critical processing platforms.
If you thrive on tackling complex signal processing, high-speed interface challenges, and robust hardware design in a secure, state-of-the-art environment, this is an exceptional opportunity to join a premier technical division.
Key Responsibilities
- Design, implement, and verify complex FPGA-based solutions using VHDL, Verilog, or SystemVerilog across the full engineering lifecycle.
- Conduct logic synthesis, place-and-route, constraint creation, and timing closure on high-density FPGA devices.
- Build robust simulation testbenches and automated verification environments to ensure high-reliability performance.
- Participate in hands-on hardware bring-up, lab integration, and signal integrity debugging using logic analyzers, oscilloscopes, and spectrum analyzers.
- Work collaboratively with cross-functional teams spanning Hardware, Embedded Software, Systems, and RF engineering.
- (Senior Levels): Lead FPGA system architecture definition, conduct code/design reviews, and mentor junior team members.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
What We Are Looking For
Core Technical Requirements
- Education: Degree (BSc/MSc/PhD) in Electronic Engineering, Computer Science, Embedded Systems, or a related discipline.
- RTL Development: Strong foundational knowledge or commercial experience in VHDL, Verilog, or SystemVerilog.
- FPGA Toolchains: Hands-on familiarity with major vendor toolsets (e.g., AMD/Xilinx Vivado, Intel/Altera Quartus, or Microchip/Microsemi).
- Protocols & Interfaces: Exposure to protocols such as PCIe, AXI, Ethernet, SPI, I2C, DDR memory controllers, or DSP algorithms.
- Verification: Experience with simulation tools (ModelSim, Questa, Vivado Simulator) and verification methodologies.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Experience Level Breakdown
- Junior FPGA Engineer: Strong academic grounding or 1+ years of entry-level commercial experience in digital design; eager to learn under senior mentorship.
- Mid-Level FPGA Engineer: Proven track record of delivering FPGA modules into production hardware, timing closure, and lab bring-up experience.
- Senior / Principal FPGA Engineer: Demonstrated expertise in system-level FPGA architecture, high-speed design, complex verification frameworks, and technical leadership.
Security Clearance & Eligibility
Due to the sensitive nature of the projects, candidates must hold or be eligible to achieve standard Security Clearance (e.g., UK SC Clearance / National Security Vetting).
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London