Rodeo
Get started

Salience Labs

Lead Photonics Designer Engineer - III/V Components

Vale of White Horse
Posted 1 day ago
Sign up to applySee more jobs like this
Get notified of more jobs like this · No spam, ever

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

About us

Salience Labs is building an industry-defining approach to optical circuit switching for AI infrastructure, engineered for real latency reduction and cost savings. We're moving towards real-world deployment, and joining at this stage means genuine ownership over that next chapter, working alongside a highly technical team on one of the most consequential problems in AI infrastructure today.

The Role

You will be joining a multi-disciplinary research team in the UK, working closely with other engineers, to lead the development of III-V active components – primarily semiconductor optical amplifiers (SOAs) – integrated on our silicon. As the technical owner of our SOA technology, you will take devices from epitaxial stack and device design, through fabrication with our III-V and silicon photonics foundry partners, to characterisation, reliability and qualification.

What you'll be doing

  • Work hands-on and lead the design and modelling of III-V SOAs and related active components, including epitaxial layer structure, gain and saturation power modelling, optical mode design, and electrical and thermal design
  • Own the SOA technology roadmap and device specifications, translating system requirements (gain, saturation output power, noise figure, polarization dependence, linearity and thermal budget) into device design and integration targets
  • Lead mask design and tape-outs: generate and review GDS layouts, test structures and design-of-experiment splits
  • Manage fabrication runs with external epitaxy, III-V and silicon photonics foundry partners: define process flows and specifications, review process and in-line data, resolve yield issues and support the transition into volume manufacturing
  • Define and lead the characterisation strategy for SOAs at wafer, chip and integrated-PIC level (LIV, gain and ASE spectra, noise figure, saturation output power, polarisation-dependent gain, temperature dependence), including building and automating test setups
  • Analyse test data, correlate measured performance with design and process variations, identify performance gaps and drive design iterations to close them
  • Work with packaging and reliability engineers on burn-in, accelerated ageing, failure analysis and qualification of SOA devices
  • Mentor engineers now and, as the team grows, recruit, line-manage and develop a small team of III-V design and test engineers

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Essential requirements

  • Ph.D. in physics, photonics, electrical engineering, optical engineering or a related subject with 6+ years’ relevant experience, or a Master’s degree with 8+ years’ relevant experience; including at least 4 years’ hands-on development of III-V SOAs or semiconductor lasers, preferably in industry
  • Demonstrated track record of taking SOAs (or semiconductor lasers) from concept through design, fabrication and test, ideally including devices taken through qualification
  • Deep understanding of semiconductor laser and amplifier physics: optical gain, carrier dynamics, quantum-well design, amplified spontaneous emission and noise, gain saturation and nonlinearities, thermal effects and polarisation dependence
  • Hands-on knowledge of III-V epitaxy and fabrication processes (e.g. MOCVD/MBE growth, lithography, etching, passivation, metallisation, facet/AR coating), and experience working with external foundries
  • Experience with characterising SOAs or lasers, including optical spectrum analysers, gain and noise-figure measurement, wafer-level probing, temperature-controlled testing and test automation
  • Experience with mainstream simulation and layout tools for active and passive photonic devices, such as Lumerical (including MQW/CHARGE/HEAT), Photon Design (PICWave, FIMMWAVE/Harold), Crosslight, RSoft, COMSOL, KLayout, L-Edit or Cadence Virtuoso
  • Proven ability to lead technical projects and coordinate across design, process, test and packaging functions, together with experience mentoring or supervising engineers
  • Excellent communication skills, critical thinking, attention to detail and self-motivation

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Nice to have

  • Experience integrating III-V active devices with silicon photonics, including mode conversion and coupling design between III-V and silicon waveguides
  • Experience line-managing a technical team, including recruitment and performance development
  • Experience with reliability testing and failure analysis of III-V devices (e.g. accelerated ageing, catastrophic optical damage)
  • Experience developing PDK building blocks or compact models for active devices
  • Experience in programming languages, such as Python, MATLAB or C++, for simulation, test automation and data analysis
  • Knowledge of photonic packaging, including fibre coupling, thermal design and TEC control
  • Demonstrated ability to generate high quality patents and research papers
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Location

100 Park Dr, Milton, Abingdon OX14 4RY, UK

Sign up to applySee more jobs like this