Oxford Ionics
Photonic Layout Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Quantum is now, and it's built here.
Oxford Ionics, now part of IonQ, is pioneering the next generation of quantum computing. Using our world-leading trapped-ion technology, we’re building the most powerful, accurate and reliable quantum systems to tackle problems that today’s supercomputers cannot solve. Joining Oxford Ionics means becoming part of a global IonQ team that is transforming the future of quantum technology - faster, at scale, and with real world impact.
IonQ, Inc. [NYSE: IONQ] is the world’s leading quantum company delivering solutions to solve the world’s most complex problems. IonQ’s newest generation quantum computers, IonQ Tempo and IonQ Forte Enterprise, are the latest in cutting-edge systems that have been helping customers and partners such as Amazon Web Services, AstraZeneca, and NVIDIA achieve 20x performance results. The company achieved 99.99% two-qubit gate fidelity, setting a world record in quantum computing performance in 2025.
The company is accelerating its technology roadmap and intends to deliver the world’s most powerful quantum computers with 2 million qubits by 2030 to accelerate innovation in drug discovery, materials science, financial modeling, logistics, cybersecurity, and defense. IonQ’s advancements in quantum networking position the company as a leader in building the quantum internet.
What to expect: We are looking for a Photonic Layout Engineer to join our QPU Design team at Oxford Ionics/IonQ. In this role, you will be responsible for the layout of photonic integrated circuits (PICs) that form a central part of our Quantum Processor Units (QPUs), the novel technology that sit at the heart of our quantum computers and contributes to the team’s mission of advancing the design of these high-performance chip. You will work closely with scientists, photonic design engineers and fabrication engineers to bring new designs for ion trapping chips into production.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
You’ll play an important part in shaping the hardware that supports our work in building the world’s most advanced quantum systems.
What you'll be responsible for: In this position, you will work on integrating photonic components into complex multi-layer chips. This work will support the effective delivery of devices that make use of on-chip light delivery to allow scaling to thousands of qubits and beyond. You will have the opportunity to accelerate the tape-out of new chips and drive the design workflow of integrated photonics, contributing directly to the success of building utility-scale quantum computers.
You will be responsible for arranging and routing photonic components on the chip, in coordination with the metal track and CMOS routing. You will produce reticle-size photonic layout files using Python scripts as part of tape-out of the full chip, suitable for use in a commercial foundry.
Key responsibilities include:
- Collaborating with scientists to discuss their requirements.
- Interfacing with photonic designers, test engineers, packaging engineers and fabrication engineers to define design rules and shape component design.
- Layout verification through DRC and LVS.
- Contributing to custom layout Process Design Kits (PDKs) that are specific to IonQ and the foundry.
- Documenting the layout process and the final tape-out mask files.
To be successful in this role you will need significant experience in the design and layout of Photonic Integrated Circuits (PICs). We are looking for someone who can consider requirements and constraints from other parts of the chip in the layout process, understand the purposes of different photonic components, enjoys complex layout work and can contribute effectively within a fast moving, highly technical team.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
You'd be a great fit with:
- Proficiency in Photonic Integrated Circuit layouts.
- Familiarity with the principles of photonic devices, such as waveguides, beamsplitters, grating couplers or similar, including design, test and fabrication.
- At least 2 years of experience working with Python software packages, specifically for photonic mask layout, such as Luceda IPKISS, GDSFactory or Klayout.
- A degree in Photonics, Physics, Electrical Engineering or a related field, or equivalent industry experience.
- Strong collaboration and communication skills, and the ability to work independently and prioritise tasks in a time-sensitive environment.
Other experience that would be beneficial includes experience in generating layout files for photonic devices or complex semiconductor devices, particularly with custom elements. Knowledge of the manufacturing processes and techniques in these two fields would also be helpful. A background in commercial simulation, verification and layout environments such as Synopsys, Cadence or Ansys is desirable. Strong programming and software skills would also be an asset in this role.
Be part of a team that’s shaping the future of quantum. We offer more than just a role, you’ll join a world class community of scientists, engineers and innovators working to unlock the full potential of quantum computing.
We offer a range of benefits, including opportunities to further your career alongside industry leaders, a competitive salary with IonQ stock options, an annual performance bonus, generous annual leave, flexible hybrid working, private medical and dental insurance for you and your family, and much more.
Join us and be part of the future of quantum computing.
We’re proud to be an equal opportunity employer and welcome applicants from all backgrounds.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills
Location