European Tech Recruit
Physical Design Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
CPU Physical Design Engineer (Senior & Staff) - Multiple Headcount - Cambridge (Onsite)
About the Role
Join our world-class CPU team in Cambridge to build next-generation, high-performance, power-efficient custom CPU cores for advanced compute and server platforms. You’ll collaborate with global cross-functional teams (Architecture, RTL, CAD, Circuits, SoC, and Post-Silicon) to push the limits of performance, energy efficiency, and scalability.
Key Responsibilities
- Full-Flow Implementation: Own or contribute to CPU block implementation from RTL/netlist to GDSII (synthesis, floorplanning, placement, CTS, routing, ECOs, and signoff).
- Timing & PPA Closure: Drive timing closure and PPA optimization across demanding modes, corners, and operating conditions.
- Complex Debugging: Resolve complex technical bottlenecks across timing, congestion, IR drop, power integrity, EM, and physical verification (DRC/LVS).
- Methodology & Automation: Enhance physical design flows and automation (TCL, Python, Perl) to boost productivity and design quality.
- Technical Leadership (Staff Level): Lead implementation strategies, mentor engineers, and drive closure on critical CPU blocks or methodology initiatives.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
What We’re Looking For
- Core Expertise: Hands-on experience in high-performance digital ASIC/CPU physical design and Static Timing Analysis (STA).
- EDA Tooling: Proficiency with industry-standard toolsets (e.g., Innovus, Fusion Compiler, PrimeTime, Genus, Tempus, Voltus, RedHawk).
- Scripting: Strong automation skills in TCL, Python, or Perl.
- Education: Bachelor’s, Master’s, or PhD in Electrical/Computer Engineering, Computer Science, or a related field with relevant PD experience.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Desirable Experience
- Physical design on CPU cores or timing-critical ASIC blocks on advanced nodes (7nm and below).
- Advanced low-power techniques, useful skew, power integrity/IR signoff, and late-stage timing ECOs.
- Familiarity with CPU microarchitecture, logic design, or circuit-level tradeoffs.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills