Rodeo
Get started

Apple

PMU Design Verification Intern

Swindon
Posted about 18 hours ago
Sign up to applySee more jobs like this
Get notified of more jobs like this · No spam, ever

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

At Apple, we work every single day to craft products that enrich people's lives. The people here at Apple don't just build products - they create the kind of wonder that revolutionizes entire industries. We invite you to join our dynamic group, for the unique and rewarding opportunity to contribute to upcoming products that will delight and inspire millions of Apple's customers every day!

Apple’s PMU Hardware Tech team are responsible for delivering the power in a highly configurable and controlled way to the high end Apple SoCs, which power everything from Apple Watch and Apple TV to iPhone, iPad and Mac. We’re looking for dedicated students to help innovate the way we verify power management devices, to provide industry leading power and battery efficiency and achieve customer expectations of device performance. Do you love working on challenges that no one has solved yet? Then we welcome you to work among the industry’s best!

As part of the Design Verification Team, you will assist with delivering high quality chips in order to meet performance, feature, timing, area, power and efficiency goals. We will provide you with the mentorship and the opportunity to collaborate with experienced Design Verification Engineers, as well as work alongside our Design, SoC Platform Architecture, and Physical Design teams. You will get the opportunity to be part of a team delivering PMU silicon directly into next generation Apple products and work with the state of the art verification techniques.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

DESCRIPTION

Your tasks will include:

  • Develop your expertise in ASIC verification by working with a best-in-class Design Verification team to create verification plans, develop stimulus, define verification strategy and completeness metrics
  • Implement various components of the verification environment and participate in debugging test-bench code as well as deep design debug
  • Where applicable, run simulations with synthesized netlist and analyse/debug any issues encountered
  • Collaborate with the architecture and design teams to ensure any potential issues/critical cases are considered and dealt with as early as possible in the design cycle

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

MINIMUM QUALIFICATIONS

Currently pursuing a BS, MS, or PhD in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related field. At the end of the internship, you must return to school to continue your education or the internship must be the last requirement for you to graduate. Strong familiarity with understanding RTL design in Verilog/VHDL and logic structures being inferred. Very good understanding of OOP basics and experience/exposure of using HDLs/HVLs such as SystemVerilog and/or UVM. Excellent interpersonal skills and well-organised working style. Strong analytical/problem solving skills. Ability to work well in a team and be productive under tight schedules.

PREFERRED QUALIFICATIONS

Knowledge of finite state machine, CPU bus architectures and mixed signal design/verification is desirable. TCL/Perl/Python scripting experience/exposure.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Location

Swindon, England, United Kingdom

Sign up to applySee more jobs like this