Rodeo
Get started

ETL Systems Ltd

Principal FPGA Engineer

Rickmansworth
Posted 4 days ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Role Overview

This is a senior technical role for an experienced FPGA engineer who thrives on solving complex digital IF and signal-processing challenges.

You will lead the architecture and development of FPGA-based solutions that directly support ETL's expanding digital RF product portfolio.

You'll work closely with multidisciplinary engineering teams, influence technical direction and help shape robust, scalable and high-performance designs from concept through to verification and integration.

The role offers the opportunity to combine hands-on engineering with technical leadership, mentoring and continuous improvement in a business where your work has global impact.

The Ideal Candidate

  • Has deep FPGA design and verification experience, ideally in digital IF, SDR, communications or DSP-heavy systems.
  • Is comfortable moving between architecture, HDL implementation, verification, hardware bring-up and integration.
  • Brings strong Linux, scripting and automation skills to improve repeatability, quality and team efficiency.
  • Collaborates effectively across engineering disciplines and communicates complex ideas clearly to technical and non-technical stakeholders.
  • Demonstrates ETL's values through collaborative working, innovative thinking, high standards of delivery and personal integrity.
  • Enjoys coaching and developing others while remaining hands-on and delivery focused.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Key Accountabilities

  • Lead the technical design and implementation of FPGA solutions for digital IF and related signal-processing applications.
  • Develop robust, maintainable HDL code and verification environments aligned to engineering best practice.
  • Take ownership of simulation, synthesis, timing closure, hardware validation and design optimisation.
  • Drive effective use of Linux-based toolchains, TCL/IP-core flows and build automation to support rapid, repeatable development.
  • Support system integration and cross-functional collaboration with hardware, software, systems and test teams.
  • Contribute to innovation and continuous improvement by evaluating new approaches, tools and methods.
  • Mentor junior engineers and help build technical capability, collaboration and excellence within the team.
  • Act with integrity and accountability in technical decisions, documentation and delivery commitments.

Desirables

  • Experience with RFSOC / MPSOC platforms.
  • Experience with Vita 49, DIFI, ORAN or similar SDR transport/network protocols.
  • Knowledge of cocotb, Verilator or similar modern verification approaches.
  • Experience in communications systems, 5G, modems, digital IF distribution, satcom or wider RF product development.
  • Experience in C, C++, Rust or Python-based tooling in mixed hardware/software environments.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Location

Hybrid working is available for this role. When on-site you will be working from our R&D office in Rickmansworth - Before applying, please make sure you can commute to Ground Floor, Trinity Court, Suite C, Church St, Rickmansworth WD3 1RT.

Closing Date

At ETL, we always prioritise efficiency in everything we do. With this in mind, we are looking to commence our interview process without delay and reserve the right to close the opening early should we receive suitable applications.

BPSS Compliant

Due to the nature of our work, all roles require candidates to be BPSS compliant.

Agency Notice

We are looking to source suitable candidates for this role through our internal referral programme, direct marketing, and talent team. Please note that we do not accept speculative CVs from external suppliers.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

FPGA Design
Digital IF
Signal Processing
HDL
Verification
Linux
Scripting
Automation
RFSOC
MPSOC
SDR
Communications Systems
DSP
Hardware Integration
Timing Closure
Synthesis

Location

Rickmansworth, England, United Kingdom

Sign up to applySee more jobs like this