Semtech
Principal NPI Product Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Location: Burlington, Ottawa, ON or Bristol, UK (Hybrid – 4 days in office Mon- Thurs)
Our Team
Semtech's New Product Introduction (NPI) Product Engineering Team is the central engineering function behind every new product we bring to market. Our team of focused and talented engineers takes full ownership of new product development — driving each program from conception through end-of-life with a commitment to flawless execution. Working closely with all internal cross-functional teams, our engineers define and drive DfT testability requirements, test coverage, production characterization (across process, voltage, and temperature variations), ATE-to-bench correlation, cost and yield optimization, test time reduction, project logistics, and seamless transfer to full-volume manufacturing. We take pride in delivering high-quality products that exceed customer expectations and drive business success — and our versatile, results-driven team makes it happen.
Job Summary
We are looking for a Principal NPI Product Engineer to take ownership of new product development programs — from early-stage silicon development through full production transfer. Working closely with cross-functional teams across design, validation, test, characterization, quality, and operations, you will be a key technical contributor and program driver for our high-performance optical and analog/mixed-signal IC portfolio in cutting-edge CMOS and BiCMOS technologies.
Key Responsibilities
- NPI Program Ownership & Cross-Functional Collaboration 25%
- Drive NPI programs from product concept through final release, ensuring product conformance to specifications and seamless transfer to full-volume manufacturing
- Lead and coordinate with cross-functional teams including Design, Marketing, Validation, Test Engineering, Characterization, Quality & Reliability, Applications Engineering, and Operations
- Own backend NPI development tracking through product transfer; lead milestone reviews of program logistics, timelines, and deliverables
- Prepare and own NPI product release deliverables and OSAT-related manufacturing documentation, ensuring accuracy and completeness
- Design for Testability & Manufacturability 35%
- Define and drive Design for Testability (DfT) and Design for Manufacturability (DfM) requirements for NPI products
- Lead development, implementation, verification, and optimization of ATE test programs in collaboration with test engineering
- Drive product characterization, correlation, and release activities to ensure adherence to product specifications and quality standards
- Own finalization of datasheet specifications and ATE production test limits through data-driven, statistically validated limit-setting processes
- Characterization, Data Analysis & Yield Optimization 30%
- Develop and own product characterization plans for wafer-level and bench tests across product specifications and operating conditions
- Lead data analysis of ATE and bench characterization results across PVT variations, including ATE-to-bench correlation studies and process capability analysis
- Drive yield modeling activities and lead DOE planning and execution to support yield analysis, test time reduction, and test optimization
- Lead product validation and reliability qualification activities in collaboration with Test, Characterization, Validation, and Reliability Engineering teams
- Identify yield loss Pareto opportunities and drive targeted solutions to closure
- Manufacturing Quality, Failure Analysis & Continuous Improvement 10%
- Monitor yields and quality metrics across processing steps; proactively identify and act on trends and anomalies
- Review and own test coverage, test limits, and guard-band decisions
- Lead failure analysis and root cause investigations for field returns and RMA cases; drive CAPA development and closure
- Partner with foundry process and packaging engineering teams to resolve issues during wafer fabrication, packaging, die sort, and final package test
- Identify and implement product lifecycle cost reduction and continuous improvement opportunities
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Qualifications


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Required
- BS in Electrical Engineering or a related field (MS strongly preferred)
- 10+ years of experience in semiconductor product engineering, test engineering, or design engineering
- Proven ownership of silicon bring-up, characterization, and production transfer programs
- Hands-on experience with ATE test development, ATE-to-bench correlation, and production test limit setting
- Strong foundation in DfT and DfM principles
- Proficiency with statistical analysis tools such as JMP or Excel; scripting/automation in Python, TCL, or equivalent
- Excellent analytical, problem-solving, and cross-functional communication skills
Preferred
- Background in analog/mixed-signal or optical IC characterization (TIA, CDR, LimitAmp, high-speed SerDes)
- Familiarity with high-speed ATE platforms such as Advantest or Teradyne
- Experience with JEDEC reliability qualification methodologies (HTOL, HAST, ESD, latch-up)
- Exposure to ATPG, MBIST, or boundary scan DFT flows
- Experience engaging directly with foundry and OSAT partners
Why Join Semtech
- Work on cutting-edge CMOS and BiCMOS ICs powering next-generation 400G / 800G / 1.6T optical networking infrastructure
- Full program ownership from Day 1 — you drive products, not just support them
- Global, collaborative team with sites in Burlington ON, Bristol UK, Aguascalientes MX, San Diego CA, and an Asia Hub
- Technically rigorous culture with strong cross-functional exposure and direct access to design, reliability, and fab teams
- Competitive compensation, benefits, and professional development opportunities
The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.
All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills
Location