Sequans Communications
Principal RF Design Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Principal-level Radio Frequency Integrated Circuit (RFIC) Design Engineer
We are searching for a Principal-level radio frequency integrated circuit (RFIC) design engineer to join and work within a dynamic RFIC design team. You will participate in the development of next generation RFIC products for 5G wireless communication networks.
RESPONSIBILITIES
- Specify, design and verify key circuits and sub-systems of integrated RF transceivers
- Work closely with other teams to facilitate the design and production process, e.g. Software, Signal Processing, Product Integration, Sales & Marketing
- Provide broad technical expertise and mentor junior engineers within the team
PROFILE
- Highly motivated, pro-active self-starter
- Strong sense of ownership and responsibility
- Creative thinker with strong problem-solving skills
- Team oriented attitude
- Ability to thrive in a multicultural environment
- Ability to communicate well with cross-functional teams
- Willingness to travel periodically between design centers in Europe
- Excellent written and oral communications skills in English
- Ability to communicate with remote design centers
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
REQUIRED EXPERIENCE
- Engineering degree in a relevant discipline. MSc or equivalent, Ph.D. preferred
- 15 or more years’ experience of relevant IC development
- Recent successful RFIC project contributions on highly integrated RF transceivers, ideally related to broadband wireless communication systems, e.g. WiFi or LTE, on a nanometer scale RF-CMOS technology
- Understanding of low power/low noise design techniques for Analog and RF
- Knowledge of Design for Manufacture considerations on cutting edge processes
- Full appreciation of RF and baseband layout techniques
- Significant experience planning and tracking your own and others’ work, and mentoring and directing others
REQUIRED DETAILED KNOWLEDGE AT CIRCUIT LEVEL


Get help with your application
Your very own career expert that helps elevate your application to the next level.
- Multi-band RF circuit design in the 700MHz to 5GHz range
- Proficiency in Cadence frontend and backend tools is absolutely required
- Familiarity with RF lab equipment such as signal generators, spectrum analyzers, and vector signal analyzers is required
PREFERRED DETAILED KNOWLEDGE AT SYSTEM LEVEL
- RFIC system and architecture design, ideally for OFDM applications
- RFIC sub-system and block level definition & specification
- RFIC link budget / level plan analysis
ADDITIONAL USEFUL EXPERIENCE MAY INCLUDE
- Integrated single chip RF + Digital baseband projects
- Top level chip simulation and functional verification
- Analog behavioral language modeling (e.g. Verilog-AMS)
- Mixed-mode simulation environments (e.g. mixed verilog and device level)
- Direct conversion Rx and Tx architectures and associated considerations
- DFT and BIST for analog and RF circuits
- Silicon test and de-bugging
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills
Location