Spectrum IT Recruitment
RTL Design Team Lead – FPGA / ASIC

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Spectrum IT Recruitment is working with an innovative communications technology company developing advanced signal-processing IP for next-generation 5G and satellite communications.
Their technology is helping enable 5G base stations onboard satellites, supporting the development of non-terrestrial networks (NTN) with the potential to extend mobile coverage across the globe.
This could be an excellent opportunity for an existing RTL Design Lead, FPGA / ASIC Team Lead, Principal RTL Engineer, Principal Digital Design Engineer, or experienced FPGA / ASIC Engineer looking to take on greater technical and team leadership responsibility.
The Role
As RTL Design Team Lead, you'll lead a talented hardware design team while remaining closely involved in the technical development and delivery of complex IP.
You'll work alongside Algorithm, System Architecture, and Software teams, helping shape technical decisions and translating product requirements into high-performance hardware solutions.
Key responsibilities will include:
- Leading the technical delivery of complex FPGA and ASIC design projects
- Providing hands-on technical leadership across RTL design and implementation
- Leading, mentoring, and developing a high-performing hardware design team
- Contributing to the technical roadmap for future generations of the company's technology
- Working with executive and product teams to translate requirements into hardware deliverables
- Overseeing RTL designs targeting FPGA and ASIC using industry-standard design techniques
- Driving optimisation for timing, hardware resources, throughput, and power efficiency
- Supporting verification activities, including the development of UVM-based testbenches
- Developing and improving engineering methodologies, processes, and design techniques
- Exploring opportunities to integrate AI tools into engineering workflows
- Supporting technical discussions with customers during presales and product development
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
About You
We're looking for an experienced RTL / digital design engineer who has progressed into technical or team leadership but still enjoys being close to the technology.
You'll need:
- Proven experience leading and developing high-performing engineering teams
- Expert knowledge of RTL design using Verilog and SystemVerilog
- Strong experience delivering complex digital designs targeting FPGA and ASIC
- Experience optimising timing and hardware resources for high-throughput data or signal-processing applications
- Knowledge of power-management techniques, synthesis, and timing analysis
- Strong experience with industry-standard EDA simulation and synthesis tools
- Experience taking complex hardware designs through the development lifecycle
- An understanding of project delivery methodologies, including Agile and Waterfall
- Experience with requirements capture and traceability


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Desirable Experience
Experience in any of the following would be advantageous:
- Communications or signal-processing algorithms, such as error correction, equalisation, channel estimation, or beamforming
- UVM verification techniques and IP verification
- High-speed interfaces such as AMBA, PCIe, or JESD
- C++ / SystemC for design modelling and integration
- Technology Readiness Models
- System architecture within multidisciplinary engineering projects
- 5G, wireless communications, or telecommunications systems
Why Apply?
This is an opportunity to take a senior role in the development of technology at the intersection of semiconductors, 5G, and satellite communications.
You'll have the opportunity to influence technical direction, develop a highly skilled engineering team, and remain hands-on with complex FPGA / ASIC technology, while contributing to communications systems designed for the next generation of global connectivity.
Apply now or get in touch for further information.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills