European Tech Recruit
Senior CPU Design Verification Engineer – CPU / SoC / SystemVerilog / UVM

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Senior CPU Design Verification Engineer – CPU / SoC / SystemVerilog / UVM
We are currently partnered with a semiconductor technology organisation developing CPU and SoC architectures. They are looking to hire a Senior CPU Design Verification Engineer to work closely with CPU and SoC architects, validating microarchitectural concepts and ensuring selected areas of CPU design are thoroughly verified and ready for product launch.
The role covers verification planning, methodology development, testbench and verification environment development, regression execution, debug, and coverage tracking across a defined functional domain.
Key responsibilities
- Work closely with CPU and SoC architects to understand architectural concepts and high-level system requirements
- Develop detailed test and coverage plans based on CPU architecture and microarchitecture
- Develop scalable and portable verification methodologies across different environments
- Develop verification environments and their associated components
- Develop stimulus, checkers, assertions, trackers, and coverage mechanisms
- Develop verification plans and testbenches for the assigned functional domain
- Execute verification plans throughout the design verification lifecycle
- Perform design bring-up and verification environment bring-up
- Enable regressions covering features within the assigned area
- Debug test failures and support resolution of verification issues
- Track and report design verification progress using metrics including bugs and coverage
- Support validation of CPU and SoC microarchitectural concepts through to launch readiness
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Key requirements
- Experience in CPU design verification
- Experience working with CPU and SoC architectures and microarchitectures
- Experience developing detailed verification and coverage plans
- Experience developing verification methodologies
- Experience developing scalable and portable verification environments
- Experience developing verification environments and testbenches
- Experience with stimulus generation, checkers, assertions, trackers, and coverage
- Experience executing verification plans and regressions
- Experience with design and verification environment bring-up
- Experience debugging verification test failures
- Experience tracking verification progress using bugs, coverage, and related metrics
- Ability to work closely with CPU and SoC architecture teams


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Keywords
Senior CPU Design Verification Engineer / CPU Verification Engineer / CPU DV Engineer / Design Verification Engineer / CPU Verification / Processor Verification / CPU Design Verification / SoC Verification / SoC Design Verification / CPU Architecture / SoC Architecture / CPU Microarchitecture / Microarchitecture Verification / Verification Methodology / Verification Planning / Test Planning / Coverage Planning / Functional Coverage / Verification Environment / Verification Infrastructure / Testbench Development / Testbench / Stimulus / Checkers / Assertions / Trackers / Regression Testing / Regression / Design Bring-Up / DV Environment Bring-Up / Verification Debug / Test Failure Debug / Bug Tracking / Coverage Analysis / Verification Metrics / Functional Verification / Hardware Verification / Semiconductor Verification / ASIC Verification
By applying to this role, you understand that we may collect your personal data and process it in line with our privacy policy.
https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London