Rodeo
Get started

AccelerComm

Senior Design Engineer

Cambridge
Posted 3 days ago
Sign up to applySee more jobs like this
Get notified of more jobs like this · No spam, ever

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Senior Design Engineer

Department: Hardware

Employment Type: Full Time

Location: Cambridge

Reporting To: Tom Hollis

Description

We are looking for multiple Senior Design Engineers who will work on revolutionary technology that is at the leading edge of non-terrestrial communications, a 5G base station to be deployed on board satellites. This technology will underpin the next generation of mobile standards, giving complete coverage to the entire globe. AccelerComm develops the baseband signal processing technology, using hardware acceleration to generate world-leading error resilience, capacity and power efficiency.

You will work on the latest generation space-qualified devices, delivering standalone IP and integrated IP solutions.

This is a Cambridge based role; please also take a look at our vacancies in Southampton and Bristol.

Key Responsibilities

  • Work closely with the Algorithm and System Architecture teams to understand requirements and translate them into micro-architectures for RTL implementations
  • Implement designs targeting both FPGA and ASIC using industry standard techniques, including the creation of appropriate testbenches
  • Deploy your designs onto the latest FPGA development platforms for validation and system integration
  • Actively engage with and adhere to AccelerComm engineering methodology, processes and design techniques, being able to offer improvements to efficiency and quality for both the design flow and the final product
  • Collaborate with colleagues across the whole design flow: micro-architecture, design, verification, physical implementation and optimisation for ASIC and FPGA

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Skills, Knowledge & Expertise

Essential:

  • Expert knowledge of an RTL language (Verilog, SystemVerilog) for complex ASIC/FPGA products
  • A strong skillset in delivering digital designs in the ASIC and FPGA industry
  • Optimisation of timing and hardware resources for high throughput data or signal processing applications. Experience in power management techniques, synthesis and timing analysis
  • Track record in collaborating across teams to produce integrated solutions
  • Experience in technical documentation writing – design specifications, user guides, verification plans
  • Expert user of EDA tools for simulation and synthesis

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Desirable:

  • Knowledge of communications signal processing algorithms (such as error correction, equalisation, channel estimation, beamforming)
  • Familiarity with the AMBA bus protocols
  • Understanding of UVM verification techniques or practical experience using UVM for IP verification
  • Experience using C++/SystemC for design modelling and integration
  • Experience with high speed interfaces such as PCI-E or JESD
  • Knowledge of a scripting language, such as Python
  • Knowledge and appreciation of project methodologies across the design lifecycle, including agile and waterfall, requirement capture and traceability
  • Experience with AMD FPGAs and the associated design tools or with any EDA’s ASIC backend tools

Job Benefits

We pay competitive salaries which depend on skills and experience.

We offer a bonus scheme which pays up to 20% of salary annually, depending on performance. This is in addition to EMI share options, issued periodically. We offer a range of good quality company benefits including pension and private health insurance.

We operate flexible working hours and offer hybrid working.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Location

The Old Schools, Trinity Ln, Cambridge CB2 1TN, UK

Sign up to applySee more jobs like this