Rodeo
Get started

Baya Systems

Senior Design Verification Engineer

Cambridge
Posted about 13 hours ago
Sign up to applySee more jobs like this
Get notified of more jobs like this · No spam, ever

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Job Title: Senior Hardware Verification Engineer

Location: Cambridge, England, United Kingdom (Hybrid possible inside the UK)

About the Role

We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions.

Responsibilities

  • Collaborate with design and architecture teams to create test plans for highly configurable IPs meant to provide interconnectivity between components across an SOC, chiplet or multi chiplet systems
  • Write UVM/SystemVerilog code to implement the test plan, checkers and scoreboards
  • Collaborate with software teams to define and implement configurable testbenches
  • Work with design and DV engineers to implement the test plan, debug failures, close coverage, etc.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Qualifications

  • BS/MS in Electrical Engineering, Computer Engineering or Computer Science
  • 8+ years and current hands-on experience in block-level/IP-level/SOC-level verification
  • Proficiency in Verilog, SystemVerilog
  • Familiarity with industry-standard EDA tools for simulation and debug
  • Deep experience with UVM-based testbenches
  • Experience with modern programming languages like Python
  • Knowledge of ARM AMBA protocols such as AXI, APB, and AHB
  • Understanding of ARM CHI protocol is a plus
  • Experience on working with IPs for caches, cache coherency, memory subsystems, interconnects and NOCs
  • Experience with formal verification techniques, emulation platforms is a plus
  • Excellent problem-solving skills and attention to detail
  • Strong communication and collaboration skills

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Contact: rich.goldstein@bayasytems.com

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

UVM
SystemVerilog
Verilog
Python
ARM AMBA
AXI
APB
AHB
ARM CHI
Formal Verification
Emulation
Design Verification
Testbench Development
SOC Verification
Cache Coherency
NOCs

Location

Cambridge, England, United Kingdom

Sign up to applySee more jobs like this