ITDev
Senior FPGA Verification Engineer
Get notified of more jobs like this · No spam, ever
How your CV stacks up
Upload your CV to see how well it fits this job role
?%
The role
You’ll take responsibility for the architecture and implementation of advanced SystemVerilog/UVM environments used to verify the functionality, performance and reliability of FPGA designs.
You’ll be involved in:
- Developing comprehensive UVM-based verification strategies and test plans for complex FPGA designs.
- Architecting and implementing reusable, maintainable SystemVerilog/UVM testbenches.
- Creating structured test cases, constrained-random stimulus, scoreboards, assertions and coverage models.
- Defining and driving metric-based verification and functional coverage closure.
- Running functional, system-level and regression testing.
- Analysing test results, debugging failures and working with design engineers to resolve defects.
- Developing scripts and automation frameworks for test execution, results analysis and reporting.
- Producing clear documentation covering verification architecture, requirements, test plans and results.
- Contributing to design, code and verification reviews.
- Communicating verification progress, risks and outcomes to colleagues, clients and other stakeholders.
- Applying the quality, assurance and documentation standards required across different engineering markets.
- Helping less-experienced engineers develop their understanding of advanced verification techniques.
The balance of hands-on implementation, technical leadership and stakeholder involvement will depend on the requirements of each project.
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Who we’re looking for
You’re an experienced FPGA Verification Engineer with strong SystemVerilog and UVM expertise.
You know that effective verification involves more than writing tests and running regressions. You can understand a design and its requirements, identify where risk lies, decide how best to verify it and build an environment that gives the wider team confidence in the result.
You’ll need to be comfortable moving between projects and application areas. The underlying verification principles may be consistent, but the systems, risks, standards and technical challenges will change.
You’ll also be someone who communicates clearly, works collaboratively with design engineers and can explain verification decisions and results to people with different levels of technical knowledge.
Essential skills and experience
- Commercial experience verifying FPGA designs.
- Strong SystemVerilog and UVM expertise.
- Experience architecting reusable and maintainable verification environments.
- A strong understanding of constrained-random verification, metric-driven verification and functional coverage closure.
- Experience developing verification strategies, requirements and structured test plans.
- Strong simulation, debugging and fault-investigation skills.
- The ability to analyse failures and work with design engineers to identify their underlying causes.
- Experience automating test execution using Python, Tcl, Bash or a similar scripting language.
- Experience using Git, Subversion or another revision-control system.
- The ability to produce clear technical documentation covering verification architecture, test plans, results and coverage.
- Strong analytical problem-solving skills and a quality-focused approach.
- The ability to communicate effectively with colleagues, clients and other stakeholders.
- A degree in Electronic Engineering or a closely related subject.
- Full, unrestricted right to work in the UK (we are not looking to sponsor work visas for this role)
Get help with your application
Your very own career expert that helps elevate your application to the next level.
Desirable skills and experience
- Experience with formal property checking, model checking or equivalence checking tools such as Questa Formal.
- Experience using continuous-integration pipelines for automated FPGA verification.
- FPGA design experience using VHDL, Verilog or SystemVerilog.
- Experience using AMD Vivado Design Suite or Altera Quartus Prime.
- Knowledge of video-processing applications, networking protocols or digital signal processing.
- Experience working on aerospace or other safety-critical systems, including DO-254.
- Experience working in Agile environments such as Scrum or Kanban.
- Experience supporting or mentoring less-experienced engineers.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Location