IC Resources
Senior IC Layout Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
This is a new opportunity for a Senior IC Layout Engineer to join our rapidly scaling Semiconductor client based in Cambridge. Hybrid working is available with this role, 3 days a week in the office.
As the Senior IC Layout Engineer, you will own the custom layout and verification of analog circuits, cells, blocks, and IP for multi-Gigabit high speed SerDes up to and beyond 28Gb/s and/or memory IO in advanced semiconductor technology nodes. You will have the opportunity to lead chip layout activities; hence there’s a lot of scope for career progression and satisfaction as you see your work in the final product.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
As the ideal candidate you will be an experienced Analog IC Layout Engineer, ideally a background working on high speed designs, although high-speed is not essential.
Experience is required in some or all of the following;
- Custom analog layout of circuits and blocks for multi-Gigabit serial data-link transceivers or high frequency circuits
- Layout of high-speed or high frequency circuits such as amplifiers, oscillators, phase-locked loops, delay-locked loops, biasing, buffers, regulators, filters, data converters
- Layout approaches and techniques for high-speed circuits, matching constraints, minimisation of parasitics, power grids and ESD requirements
- Modern semiconductor process technologies including 28nm, 14/16nm, 7nm
- EDA tools for design and verification like Cadence Virtuoso, Spectre/HSpice, Calibre/PVS DRC/LVS, parasitics extraction and modelling, EM, and IR drop, ESD, etc


Get help with your application
Your very own career expert that helps elevate your application to the next level.
On offer is a competitive salary, benefits package (including pension, private medical), visa sponsorship and relocation assistance where required.
Take the next step in your career—contact Caroline Pye today for more details or to apply.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London