Pragmatic Semiconductor
Senior Physical Design Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Overview
We have a fantastic new opportunity in our IC Design Team for a Senior Physical Design Engineer! Forming a key part of our expanding Engineering function, this is a critical role which will have a high impact on the development of our next generation of products. Reporting to the Principal Engineer/Manager - Digital IC Design, you will have responsibility for technical ownership of digital implementation for our mixed-signal and RF semiconductor products; and will contribute directly to the company's core research, development, and commercial manufacturing activities.
We are looking for candidates with significant experience in Physical and Digital ASIC design, as well as the ability to collaborate cross-functionally in a highly effective manner. This is a vital role in a high-performing and supportive team, with the opportunity to learn/develop and make significant contributions.
We are able to offer Visa sponsorship and relocation assistance for this role. Ideally you will be based (or will be able to be based) in Cambridge, although we are happy to consider hybrid/remote applications, providing you are based in the UK.
Key Tasks
- Design and implement digital IC architectures at block and chip level for mixed-signal and RF applications
- Perform physical design activities, including floor-planning, placement, clock tree synthesis (CTS), routing, and timing closure
- Develop, maintain, and optimise digital design flows and methodologies to ensure efficient and consistent design delivery
- Analyse and resolve complex technical issues relating to performance, timing, power, and manufacturability
- Collaborate with cross-functional teams (including analogue, RF, process, and product engineering) to ensure successful integration and delivery of semiconductor products
- Document design processes, methodologies, and results in accordance with engineering and regulatory standards
- Actively participate in design reviews and sign-off processes
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Qualifications and Training
Bachelor’s/Master's Degree (or equivalent) in Electronics Engineering, Electrical Engineering, or a closely related discipline would be preferred; or equivalent professional experience that demonstrates advanced knowledge and expertise in ASIC design.
Skills and Experience
Essential:
-
In-depth knowledge of digital ASIC design flows and methodologies, including:
- Simulation and verification
- Logic synthesis
- Place and route
- Clock tree synthesis (CTS)
- Parasitic extraction
- Static timing analysis (STA) and timing closure
- Power analysis
- Design-for-Test (DFT)


Get help with your application
Your very own career expert that helps elevate your application to the next level.
- Proven experience using industry-standard Electronic Design Automation (EDA) tools (e.g., Cadence, Synopsys, Siemens EDA)
- Ability to apply advanced engineering principles to solve complex technical problems
- Strong written and verbal communication skills
- Ability to work independently and collaboratively within multidisciplinary engineering teams
Desirable:
- Experience in specifying, establishing, and maintaining digital design flows
- Proficiency in scripting/programming languages (e.g., Python, Shell)
- Experience with full-custom IC design techniques
Candidates who do not meet every requirement but feel their skills are a good fit for the role the role are encouraged to apply.
Equity, Equality, Diversity, and Inclusion
Pragmatic Semiconductor is committed to equity, equality, diversity, and inclusion; we strive to welcome everyone and create inclusive teams. We celebrate difference and encourage everyone to be themselves at work. Please let us know if you would like any adjustments to our application and interview process.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills