Rodeo
Get started

Capgemini Engineering

Senior / Principal ASIC Front-End Design Engineer

England
Posted about 15 hours ago
Sign up to applySee more jobs like this
Get notified of more jobs like this Ā· No spam, ever

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Senior / Principal ASIC Front-End Design Engineer

šŸ“ Location: Grenoble, Auvergne-RhĆ“ne-Alpes, France
šŸ  Hybrid Working: Remote 1-2 days per week
āœˆļø Travel Support: For candidates based in the UK, business travel between the UK and France will be covered as required.

Capgemini Engineering, a global leader in engineering services, brings together teams of engineers, scientists, and architects to help the world's most innovative companies unlock their potential. From autonomous vehicles to life-saving robots, our digital and software technology experts push boundaries by delivering unique R&D and engineering services across all industries.

Join us for a career full of opportunities, where you can make a difference and where no two days are the same.

We are looking for an Expert Front-End ASIC RTL Designer to join a dynamic team of engineers and architects working on the most advanced semiconductor technologies. You will work closely with our design, applications, and ASIC engineering teams to design, develop, and debug products for our clients.

As an Expert Front-End ASIC Design Engineer (Generic Product), you will be involved in:

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwCĀ·London, UK
Ā£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

  • Studying and specifying digital or mixed-signal (digital/analog) IPs used in ASIC components.
  • Defining and analysing SoC (System-on-Chip) architectures.
  • Designing or adapting IPs in RTL (Verilog, SystemVerilog, VHDL) while following applicable DFT, CDC, RDC, Lint, and UPF design rules.
  • Integrating IPs within a partition or at SoC level.
  • Contributing to project quality by collaborating with other VLSI teams, including Verification, Integration, Physical Design, Software/Firmware, Product Engineering, and Test Engineering teams.

Your Profile

You have at least 15 years of experience in:

  • IP design and verification (digital or mixed-signal digital/analog).
  • IP integration at SoC, partition, or FPGA level.

You have worked on one or more of the following:

  • MCU, MPU (single-core or multicore), or Chiplet-based SoCs.
  • CPU architectures and ISAs such as ARM, MIPS, RISC-V, etc.
  • Bus and interconnect architectures.
  • Memory controllers.
  • Accelerators such as GPUs and NPUs.
  • Communication functions and subsystems.
  • ADC, DAC, RC Oscillator, XOSC, and PLL controllers.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Knowledge of any of the following standards would be an advantage:

  • DO-254
  • ISO 26262
  • ASPICE

Capgemini Engineering: Commitments, Priorities, and Why Join Us

1. Work Environment

  • Grow within a company recognized by EthisphereĀ® as one of the world's most ethical companies.

2. Company Culture

  • Be part of a collaborative and team-oriented culture where individual and collective achievements are celebrated.

3. Attractive Benefits

  • Enjoy a wide range of benefits, including employee share ownership plans, savings schemes, referral bonuses, and a variety of social and cultural activities.

About Capgemini Engineering

As a global leader in engineering and R&D services, Capgemini Engineering combines deep industry expertise with mastery of the latest digital and software technologies to support the convergence of the physical and digital worlds. With more than 55,000 engineers and scientists across over 30 countries, we help clients accelerate their transformation toward the Intelligent Industry.

Trusted by 25,000+ job seekers

ā€œIt took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.ā€

Jessica, London

Get help applying for this job

Location

England, United Kingdom

Sign up to applySee more jobs like this