European Tech Recruit
Senior Principal CPU Architect - Microarchitecture / x86 / RISC-V / C++ / C

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Senior Principal CPU Architect - Microarchitecture / x86 / RISC-V / C++ / C
Join a global technology organisation researching and developing next-generation high-performance computing architectures and microarchitectural innovations. Operating at the forefront of semiconductor innovation, silicon design, and workload acceleration, the company is building foundational CPU architectures designed to power compute-intensive workloads from Generative AI to confidential computing systems.
This principal-level individual contributor role offers the opportunity to lead long-term architectural pathfinding and shape the microarchitectural roadmap for future high-performance processors. The position combines ISA evolution, deep out-of-order pipeline execution, hardware-software co-design, cycle-accurate simulation, and performance-power-area optimization.
This is an on-site position in Cambridge, UK.
Role Overview
You will take technical ownership of defining next-generation processor concepts years ahead of commercial silicon production on-site in Cambridge.
Your responsibilities will span the entire architectural pathfinding lifecycle—from evaluating emerging AI and graph analytics workloads to designing advanced execution pipelines, refining memory hierarchies, developing cycle-accurate simulator platforms, and collaborating with toolchain teams to drive hardware-software co-design.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Key Responsibilities
- Lead architectural pathfinding and formulate long-range microarchitectural roadmaps for high-performance CPU cores.
- Architect advanced microarchitecture concepts covering fetch/decode units, out-of-order execution, speculative execution, register renaming, and multi-level cache coherency.
- Define and evaluate new ISA capabilities, including specialized vector/matrix extensions, exception models, and confidential compute features.
- Profile emerging workloads (LLMs, Generative AI, graph processing) and convert software bottlenecks into microarchitectural requirements.
- Drive hardware-software co-design efforts alongside compiler, kernel, and system software engineering teams.
- Guide the construction and maintenance of cycle-accurate CPU simulation models using C++ and Python.
- Perform rigorous performance, power, and area (PPA) trade-off analysis using simulation traces and workload profiling tools.
Required Experience
- Extensive background in high-performance CPU microarchitecture definition, execution pipelines, and cache/memory hierarchy design.
- Master’s or PhD in Computer Engineering, Computer Science, Electrical Engineering, or a related field.
- Deep mastery of out-of-order execution, branch prediction, memory consistency models, virtualisation, and cache coherency protocols.
- Proven experience building, extending, and utilizing cycle-accurate CPU simulators (C, C++, Python) for microarchitectural exploration.
- Strong background in workload profiling, performance trace analysis, and metrics evaluation using tools such as Perf, VTune, or SimPoints.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Preferred
- Track record of bringing multiple high-performance CPU designs from concept through silicon tape-out.
- Deep knowledge of x86, Arm, or RISC-V architectures, or active contributions to open ISA communities, LLVM, or GCC.
- Exposure to advanced semiconductor packaging technologies, including chiplets and 3D stacking.
By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London