Rodeo
Get started

IC Resources

Senior Validation Engineer – DDR Subsystems

Hampshire
Posted 1 day ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Based in Hampshire, our client is looking for a Validation Engineer with a strong understanding of DDR protocols, FPGA development and system bring-up to join their leading satellite communications team.

In this role the Senior Validation Engineer will be responsible for validating DDR3/DDR4 interfaces on modem platforms. FPGA development and prototyping will also be a key part of the role, as will performing board bring-up and system integration, and Python / C++ programming for automation. The Validation Engineer will be working closely with digital RTL design, PHY design, PCB and software teams, and build a broad, in-depth understanding of the end-to-end system.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Requirements Include

  • Bachelor’s or Master’s degree in Electrical Engineering or similar field
  • A number of years of experience in DDR validation, FPGA development, or high-speed digital systems
  • Excellent experience with validation equipment, such as oscilloscopes, JTAG debuggers, etc
  • Strong understanding of DDR architecture and JEDEC standards, and high-speed interfaces
  • Excellent communication and documentation abilities
  • Hands-on skills in Python / C++ programming

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

On top of a competitive basic salary, you’ll receive a benefits package including private healthcare, life insurance, pension plan, and visa sponsorship if needed.

Get in touch for details: please contact Caroline Pye.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

DDR Validation
FPGA Development
System Bring-up
Python
C++
DDR3/DDR4 Interfaces
Oscilloscopes
JTAG Debuggers
JEDEC Standards
High-speed Digital Systems
System Integration
RTL Design

Location

Hampshire, England, United Kingdom

Sign up to applySee more jobs like this