IC Resources
Senior Verification Engineer
How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Senior Silicon Verification Engineer | AI Hardware | SystemVerilog | UVM | Python
Location: Bristol or London (Hybrid)
Visa sponsorship and relocation support available
If you’re a verification engineer who’s interested in more than just writing UVM testbenches, this could be a great opportunity.
I’m working with an exciting AI hardware company that’s building next-generation compute technology. They’re looking for experienced Silicon Verification Engineers to help verify complex hardware while also shaping the verification infrastructure, automation and methodology that supports the wider engineering team.
This is a role for someone who enjoys solving problems, improving workflows and using software to make verification more scalable and efficient.
You’ll work closely with architecture, RTL design and software teams to verify complex silicon using modern verification methodologies.
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Alongside developing SystemVerilog and UVM environments, you’ll also have the opportunity to build Python automation, improve verification infrastructure and influence how the team approaches verification as the company grows.
Responsibilities
- Develop SystemVerilog/UVM verification environments
- Create reusable testbenches and verification components
- Develop verification plans, functional coverage and assertions
- Debug RTL issues and analyse simulation results
- Improve verification automation using Python
- Contribute to verification methodology and infrastructure
- Work closely with architecture, design and software engineers throughout the development cycle
What They’re Looking For
You’ll ideally have experience with:
Get help with your application
Your very own career expert that helps elevate your application to the next level.
- SystemVerilog
- UVM
- ASIC or SoC verification
- Functional coverage
- SystemVerilog Assertions (SVA)
- Python or another scripting language
- RTL debugging
Experience building automation, improving verification environments or contributing to verification methodology would be a real advantage.
Why join?
This is an opportunity to have a genuine influence on how verification is done, rather than simply maintaining existing environments.
You’ll work on challenging AI hardware alongside experienced engineers in a collaborative environment where good ideas are valued, and where verification is seen as a key part of product development.
If you’re looking for a role where you can combine strong verification skills with software and automation, I’d be happy to tell you more. Contact Steph Hutchinson.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills
Location