Rodeo
Get started

Eclectic Recruitment Ltd

Staff Digital Design Engineer

Cambridge
£90k – £110k/yr
Posted about 13 hours ago
Sign up to applySee more jobs like this
Get notified of more jobs like this · No spam, ever

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Staff Digital IC Design Engineer

A fantastic opportunity has arisen for a Staff Digital IC Design Engineer to join an established Technology company in Cambridge, working on the development of digital functions for mixed-signal products.

This role will take responsibility for digital IC design throughout the development lifecycle, from product definition and architecture through RTL development, verification, synthesis, physical implementation, timing closure and production maturity.

Key Responsibilities:

  • Develop functional digital blocks and contribute to complete mixed-signal ASICs from initial definition through to full production maturity.
  • Support product definition and architecture activities, including feasibility studies and the development of digital blocks for FPGA emulation.
  • Complete RTL design in SystemVerilog to meet system and product requirements.
  • Develop comprehensive block-level test benches to verify digital functionality.
  • Create behavioural models and top-level test benches to support system-level verification, regression and production test functions.
  • Complete digital synthesis using appropriate physical constraints to achieve required power, performance and area (PPA) targets.
  • Define and implement DFT architectures, including scan insertion, ATPG and test-point insertion to achieve required test coverage.
  • Oversee digital place-and-route activities and ensure post-layout timing closure.
  • Produce accurate and comprehensive technical documentation and actively participate in design reviews.
  • Provide technical leadership and oversight to other members of the digital design team.
  • Take a leading role in improving digital design methodologies, processes and best practices across the organisation.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

The Ideal Candidate:

  • An MSc, MEng or PhD in Electronics Engineering or a related subject.
  • A minimum of 5 years’ experience in digital IC design using standard-cell libraries.
  • In-depth knowledge and understanding of best-practice digital design methodologies.
  • Strong experience delivering fully synthesised digital designs through RTL and logic synthesis flows.
  • Experience working with SystemVerilog and industry-standard digital EDA tools.
  • Familiarity with design constraints and automated place-and-route flows.
  • A strong understanding of production test requirements and digital test methodologies.
  • Experience with digital power optimisation techniques.
  • Experience debugging digital functions in a laboratory environment using suitable test equipment, including mixed-signal oscilloscopes.
  • Experience using scripting languages such as TCL and/or Python.
  • A proven ability to produce accurate, complete and well-structured technical documentation.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

If this role looks like your next challenge, please contact Ben ASAP or apply via this advert!

We endeavour to reply to every candidate, every time but if you haven’t heard back within 10 days, please understand that you have unfortunately been unsuccessful for this position, or the position has been filled.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Digital IC Design
SystemVerilog
RTL Development
Logic Synthesis
DFT Architecture
Physical Implementation
Timing Closure
Mixed-Signal ASIC
FPGA Emulation
TCL
Python
PPA Optimization
ATPG
Scan Insertion
Verification
Technical Documentation

Location

Cambridge, England, United Kingdom

Sign up to applySee more jobs like this