Rodeo
ResourcesPartnersSign in

Kelvin Quantum

Application Specific Integrated Circuit Design Engineer

Glasgow
£55k – £75k/yr
Posted 1 day ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

ASIC Designer for Cryo-CMOS

Full-time position
Location: On-site, Glasgow, UK
Salary: £55,000 - £75,000 dependent on experience
Closing date: 5:00 PM (GMT), 14 August 2026

About the Kelvin Quantum

Kelvin Quantum is a Glasgow-based semiconductor company spun out of the University of Glasgow. We develop advanced hardware solutions capable of continuous operation from room temperature to deep cryogenic environments, near absolute zero. Our portfolio ranges from individual integrated circuits to fully integrated electronic systems for quantum control and readout, tailored to meet the requirements of next-generation quantum technologies.

Our technologies let quantum hardware teams build scalable, more powerful machines with real-world impact.

The Role

As an ASIC Designer for Cryo-CMOS, you will design low-power, low-noise integrated circuits (DACs, ADCs, LNAs, RF mixers, PLLs, multiplexers, power supplies, and bias networks) that must operate reliably at cryogenic temperatures. You'll own circuits end-to-end: architecture, specification, schematic, layout supervision, tape-out, and characterisation in our cryogenic lab. It is a hands-on role with a clear route into technical leadership as we grow.

Key responsibilities

  • Take analogue, mixed-signal and RF CMOS blocks from specification to silicon, schematic, layout supervision, tape-out, and bring-up.
  • Design low-noise, low-power circuits for the control and readout of various types of solid-state qubits.
  • Perform full design verification: schematic, pre- and post-layout simulations.
  • Collaborate with our packaging, PCB, FPGA, and quantum applications teams to integrate ASICs into cryostat subsystems.
  • Support tape-out, contribute to silicon characterisation at room and cryogenic temperatures, and prepare technical documentation.
  • Mentor more junior engineers and help shape how the IC team works as we grow.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

What we are looking for

  • A degree in Electrical/Electronic Engineering, Physics, Microelectronics, or a related field.
  • At least 3 years of professional experience in analog, RF, or mixed-signal CMOS IC design.
  • Solid production experience with Cadence Virtuoso, Spectre, ADE, and a full ASIC flow including DRC/LVS, parasitic extraction, and post-layout simulation (Calibre or PVS/QRC).
  • A real design portfolio in at least one of: data converters (DAC/ADC), low-noise amplifiers, RF mixers, RF synthesisers, band gap/biasing, or high-speed multiplexers.
  • A working knowledge of CMOS device physics, noise analysis, mismatch, and layout-dependent effects.
  • At least two ASIC successfully taken through tape-out and bring-up.
  • Good written and verbal communication.
  • Right to work in the UK.

Nice to have

None of these is required, but each is genuinely useful:

  • Hands-on experience designing or measuring ICs at cryogenic temperatures.
  • Familiarity with cryogenic device modelling or cryo-CMOS SPICE models.
  • Experience with advanced CMOS nodes, 40 nm and below, 22/28 nm FDSOI.
  • A background in IC design for quantum computing control and readout, or extreme environments.
  • RF measurement and microwave packaging experience.
  • Experience with cloud-based EDA flows (AWS or equivalent) and foundry MPW / shuttle logistics.
  • Experience with Verilog / SystemVerilog to talk sensibly with the FPGA and digital teams.
  • Track record of publications, patents, and/or shipped products.

Why Kelvin Quantum

At Kelvin Quantum, you will build a career with purpose while contributing to pioneering quantum technologies. This is a highly technical role in cutting-edge systems for cryogenic and quantum systems, offering direct impact on next-generation scalable quantum hardware and real scope for original technical work. You will work in a collaborative start-up environment with access to the University of Glasgow nanoelectronics and quantum circuits groups, Innovate UK consortium partners, and tier-one foundries. We support continuous learning, professional development, conference and training opportunities, and a clear technical progression path towards Principal or Staff-level roles, while giving you the chance to help shape and grow the team from an early stage.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

What we offer

  • Salary £55,000 – £75,000 depending on experience.
  • Performance led annual bonus.
  • Pension scheme with enhanced employer contribution.
  • 28 days’ annual leave plus UK public holidays.
  • Annual learning and conference budget.
  • A friendly office in Glasgow, with regular team socials and offsites.

How the application process works

We try to keep this short and respectful of your time:

  • CV and a cover letter/ Linkedin application.
  • Introductory call (~30 minutes).
  • Technical interview call (~60 minutes).
  • Half-day on-site in Glasgow: meet the team, work through a design problem, visit the lab.
  • References, offer, welcome.

Equal opportunity

We're committed to building a diverse and inclusive team and providing equal employment opportunity regardless of age, sex, sexual orientation, gender identity, race, colour, religion, disability status, marital status, pregnancy, gender reassignment, or any other protected characteristic. If you need any adjustments during the application or interview, just let us know.

We review applications as they come in and may close the role early if we find the right person.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

ASIC Design
Analog IC Design
Mixed-signal IC Design
RF CMOS Design
Cadence Virtuoso
Spectre
ADE
Calibre
PVS/QRC
Data Converters
Low-noise amplifiers
RF Mixers
CMOS Device Physics
Tape-out
Silicon Characterisation
Layout Supervision

Location

Glasgow, Scotland, United Kingdom

Sign up to applySee more jobs like this