Swedium Global Services
ASIC Verification Engineer
How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Swedium Global Services
Swedium Global Services is the growing System Engineering and Solution Company, offering services like Semiconductor Engineering R&D Services, Embedded Systems Development, Custom Application Software Development, Web and Cloud Application Development, Testing Services, Consultancy, and Outsourcing services to our clients across the globe for an onsite and offshore business model. Swedium Global has a presence in Sweden, Finland, Poland, Czech Republic, and India.
Location: Remote from EU
Job Name: ASIC Verification Engineer – SystemVerilog/UVM with UPF
Experience: 8+ Years
We are looking for an experienced ASIC Verification Engineer with strong expertise in SystemVerilog, UVM, and UPF (Unified Power Format) to join our growing verification team.
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Key Responsibilities
- Develop and maintain verification environments using SystemVerilog and UVM.
- Perform functional and power-aware verification for complex ASIC/SoC designs.
- Implement and verify UPF-based low-power features, including power domains, isolation, retention, and power state transitions.
- Develop test plans, testcases, assertions, and functional coverage.
- Debug RTL and verification issues in collaboration with design and architecture teams.
- Execute regressions, analyze coverage, and support verification closure.
Required Skills
- 8+ years of experience in ASIC/SoC Verification.
- Strong hands-on experience with SystemVerilog and UVM.
- Good understanding and practical experience with UPF (IEEE 1801).
- Experience in assertion-based verification (SVA) and functional coverage.
- Familiarity with simulators such as Synopsys VCS, Cadence Xcelium, or Siemens Questa.
- Strong debugging and analytical skills.
Get help with your application
Your very own career expert that helps elevate your application to the next level.
Preferred Skills
- Experience with low-power verification methodologies.
- Knowledge of AMBA protocols (AXI/AHB/APB).
- Exposure to scripting using Python, Tcl, or Perl is an advantage.
Education
- Bachelor's or Master's degree in Electronics, Electrical Engineering, Computer Engineering, or a related field.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills
Location