Rodeo
ResourcesPartnersSign in

Apple

CAD Design Verification Engineer

St Albans
Posted 5 months ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

CAD Design Verification Engineer

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Multifaceted, amazing people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product! Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you will have the unique and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. Apple’s CAD Hardware Tech team are responsible for automating processes in designing Apple’s chips which power everything from Apple Watch and Apple TV to iPhone and iPad. We have outstanding career opportunities for interns interested in applying their software knowledge towards developing Apple’s ground breaking methodologies. Working among the industry's best, we’re looking for those with talent and ambition to innovate the way we design computer chips, to provide the next technological leap and improve customer experiences.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

DESCRIPTION

As an experienced CAD engineer, you will assist with delivering high quality infrastructure for automating chip design processes. Specifically as the chip designs are becoming larger than ever, there is a growing need to optimise the performance of simulation tools to maximise the efficiency and reduce resource requirements (both in compute time and space). The scope of work includes developing and deploying new methodologies with vendor and internal teams, supporting and debugging issues on large scale simulations.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

MINIMUM QUALIFICATIONS

Expert knowledge on Cadence tool chain Familiarity with SystemVerilog / Verilog / VHDL A curiosity about GPU / PMU / CPU / SOC architecture and micro-architecture

PREFERRED QUALIFICATIONS

Expert knowledge on Cadence tool chain Familiarity with SystemVerilog / Verilog / VHDL A curiosity about GPU / PMU / CPU / SOC architecture and micro-architecture

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Cadence Tool Chain
SystemVerilog
Verilog
VHDL
GPU Architecture
PMU Architecture
CPU Architecture
SOC Architecture
Chip Design Automation
Simulation Tool Optimization
Methodology Development
Debugging

Location

St Albans, England, United Kingdom

Sign up to applySee more jobs like this