Rodeo
ResourcesPartnersSign in

Oxford Quantum Circuits (OQC)

Contract FPGA Engineer

Reading
Posted 9 days ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

At OQC, we aren't just theorising about the future; we're building it. Born from a philosophy of bold innovation, we've successfully transitioned quantum computing from an academic dream into a commercial reality.

Note this is a contract interim role for an initial duration of 6 months with a requirement to come to the Reading office 2 to 3 days per week.

The Role

As a Contract FPGA Engineer, you'll be responsible for designing, implementing and verifying FPGA solutions for high-performance microwave and control applications. Working closely with Embedded Software, Firmware and Hardware Engineers, you'll help deliver robust, scalable and maintainable FPGA architectures that support our quantum computing platforms.

What You'll Be Working On

  • Design, implement and verify complex FPGA logic using SystemVerilog for high-performance hardware applications
  • Develop scalable RTL, high-speed interfaces and DSP pipelines for ADCs, DACs, memory devices and RF SoC platforms
  • Optimise FPGA designs for deterministic timing, timing closure, multi-clock domain synchronisation and resource utilisation
  • Perform FPGA verification, debugging, laboratory integration and system-level validation against technical requirements
  • Define communication, synchronisation and data transfer interfaces across distributed hardware systems
  • Collaborate with cross-functional engineering teams and support supplier and external development activities where required
  • Produce clear FPGA architecture, interface and implementation documentation to support traceability and long-term maintainability

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

What We're Looking For

  • Commercial experience delivering complex FPGA design, verification and integration projects
  • Strong SystemVerilog development experience for advanced FPGA applications
  • Experience developing high-speed ADC, DAC and memory interfaces
  • Proven expertise in deterministic timing, multi-clock domain design and synchronisation
  • Strong understanding of FPGA architecture, RTL development and FPGA verification methodologies
  • Experience with timing analysis, constraint definition and timing closure
  • Experience implementing DSP algorithms on FPGA platforms
  • Experience working with RF SoC platforms and high-speed digital data transfer architectures
  • Proficiency with Intel/Altera Quartus
  • Experience using MATLAB or Simulink for DSP modelling
  • Hands-on laboratory debugging using oscilloscopes and spectrum analysers
  • Strong analytical, debugging and code review skills

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

The 'Nice-to-Haves'

  • Experience working on RF, microwave or other high-performance digital systems
  • Experience contributing to supplier engagements or outsourced engineering activities
  • Familiarity with distributed hardware systems and hardware/software integration
  • Experience producing engineering documentation to support traceability and long-term product maintenance
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

FPGA Design
SystemVerilog
RTL Development
FPGA Verification
Timing Analysis
DSP Algorithms
High-Speed Interfaces
ADC
DAC
RF SoC Platforms
Laboratory Debugging
MATLAB
Simulink
Code Review
Analytical Skills

Location

Reading, England, United Kingdom

Sign up to applySee more jobs like this