European Tech Recruit
CPU Design Verification Engineer - (Cambridge, UK)

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
CPU Design Verification Engineer - (Cambridge, UK)
CPU Design Verification Engineer (Senior)
A fantastic opportunity for an experienced Design Verification Engineer to join a global leader in semiconductors, working alongside their CPU Team in Cambridge (UK).
About the Role
As a Senior CPU Verification Engineer, you will:
- Work with Chip Architects to validate concepts of CPU and SOC-level micro-architectures.
- Oversee a selected part of the CPU Design Verification, ensuring functionality meets launch-readiness for the end product.
Responsibilities
- Collaborate with CPU and SOC Architects to:
- Understand concepts and high-level system requirements.
- Develop:
- Detailed Test Plan and Coverage Plans based on architecture and micro-architecture.
- Scalable and portable Verification Methodology.
- Full Verification Environment, including Stimulus, Checkers, Assertions, Trackers, and Coverage.
- Design Verification Plans and Testbenches for your assigned domain.
- Execute verification workflows:
- Design Bring-up and DV environment Bring-up.
- Regressions to enable all features under your care.
- Debug of test failures with thorough analysis.
- Track and report DV progress using metrics like:
- Bug tracking (status/resolution).
- Coverage reporting.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Requirements
Core Expertise
Deep knowledge of:
- Micro-Processor Verification functions and designs, including:
- Cache Coherence
- Memory ordering & Consistency
- Prefetching
- Branch Prediction
- Renaming
- Speculative Execution
- Address Translation / Memory Management (MMU/TPM)
Technical Skills
- Proficiency in Random Instruction Sequencing (RIS) testing at:
- Block/Unit-level
- Subsystem/Chip-level to validate correctness.
- Team Leadership: Experience managing a small group of Verification Engineers in CPU design projects.
- Familiarity with advanced techniques like:
- Formal Verification
- Silicon Bring-up Methodology
- Utilisation of Assertion-based Debugging.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Hands-on Experience
- Writing functional Test Plans and modular Testbenches.
- Developing portable Transactors and Assembler/Assembly Code for low-level control.
- Operating across multiple Verification Methodologies and tools:
- Simulators & EDA tools (e.g., Synopsys/Fairway, Mentor Questa)
- Coverage Drives Synthesis (Track Coverage of functional scenarios).
- Gate-Level Simulation and Waveform Viewers (for debugging).
- Formal Proof Tools (Model Checking Tools) for automated verification.
Independence & Ownership
- Ability to independently execute your task from conception through execution.
Note: By applying, you consent to data collection per our Privacy Notice for recruitment purposes. Your personal data is processed securely in compliance with data protection regulations.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills