Rodeo
ResourcesPartnersSign in

IC Resources

Design Verification Engineer

Bristol
£45k – £70k/yr
Posted 1 day ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

This is an excellent opportunity to join a well-established British semiconductor company with a strong reputation built over more than two decades in the industry. Due to continued growth, they are expanding their UK chip team and are looking to hire three Design Verification Engineers to join their teams in either Bristol or Oxford.

As a Design Verification Engineer, you will become part of a highly regarded ASIC team, working on cutting-edge designs for a diverse customer base ranging from innovative start-ups to global blue-chip organisations across the automotive, medical, space, and mobile technology sectors.

With offices across the UK, Europe, India, and South America, the company employs more than 200 people worldwide and continues to invest heavily in its engineering capabilities.

You will play a key role in the verification of complex ASIC and IP designs, working across a variety of challenging projects. You will be expected to quickly understand new designs and verification challenges, contribute to verification planning, and execute robust verification strategies.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Key Responsibilities Include

  • Contributing to verification strategies, plans, and methodologies for complex ASIC and IP projects
  • Architecting, developing, and executing complete verification environments and testbenches
  • Developing verification infrastructures, models, assertions, and functional tests
  • Driving verification closure through constrained-random methodologies, coverage analysis, and regression testing
  • Collaborating closely with design teams to ensure first-time-right silicon
  • Actively participating in the wider verification community, helping to introduce new techniques and methodologies to solve customer verification challenges

Requirements

  • A 1st or 2:1 degree in Electronics, Physics, Computer Science, or a related discipline from a leading university
  • A minimum of two years’ industry experience working on ASIC or IP verification projects
  • Strong knowledge of verification methodologies, particularly SystemVerilog and UVM
  • Experience developing verification infrastructures, testbenches, models, assertions, and functional tests using Verilog and SystemVerilog
  • Familiarity with constrained-random verification methodologies, code coverage analysis, and regression testing
  • Good understanding of VHDL and/or Verilog RTL
  • A solid understanding of modern verification flows and methodologies

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Package & Benefits

In Return, You Can Expect

  • Competitive base salary (£45,000 – £70,000 DOE)
  • Annual bonus
  • Participation in the company’s RSU programme following successful completion of probation
  • Private healthcare
  • Life assurance
  • The opportunity to work on a broad range of technically challenging ASIC projects

This is a fantastic opportunity to play an integral role in the continued growth of a successful British semiconductor company while working on exciting, market-leading technologies.

Please note: Applicants must already be living and working in the United Kingdom and have the right to work in the UK.

Please contact Rachel Mason for more information.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Design Verification
ASIC
IP Verification
SystemVerilog
UVM
Verification Methodologies
Testbenches
Models
Assertions
Functional Tests
Constrained-Random Methodologies
Code Coverage Analysis
Regression Testing
VHDL
Verilog
Verification Flows

Location

Bristol, England, United Kingdom

Sign up to applySee more jobs like this