iXceed Solutions
Design Verification Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Position: Verification Engineer
Location: Cambridge, UK
Employment Type: Contract 6 months (possible extension)
About the Role
We are looking for a highly skilled Verification Engineer to join our semiconductor design and verification team. The selected candidate will be responsible for the functional verification of next-generation High-Performance Controller IPs, including PCIe Gen6/Gen7, LPDDR5/LPDDR6, UAL, CXL, and AXI/CHI-based controllers.
The ideal candidate should possess strong expertise in System Verilog and UVM-based verification methodologies, along with hands-on experience in developing scalable verification environments, writing test cases, debugging complex scenarios, and driving verification closure. Protocol knowledge in high-speed interfaces and memory subsystems will be a significant advantage.
Key Responsibilities
- Develop and execute verification plans for high-performance controller IPs.
- Design, develop, and maintain System Verilog/UVM-based verification environments.
- Create reusable testbenches, sequences, scoreboards, monitors, checkers, and coverage models.
- Develop directed and constrained-random test cases to achieve functional and code coverage targets.
- Perform debugging and root-cause analysis of design and verification issues.
- Review specifications and ensure complete verification of protocol compliance and functionality.
- Collaborate closely with design, architecture, and validation teams to resolve complex technical issues.
- Drive regression execution, coverage closure, and overall verification signoff activities.
- Contribute to methodology improvements and automation initiatives within the verification flow.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Required Skills & Qualifications
Technical Skills
- Strong hands-on experience in System Verilog and UVM.
- Proven experience in IP/Sub-system verification within semiconductor projects.
- Excellent understanding of:
- Verification methodologies
- Constrained random verification
- Functional coverage
- Assertions (SVA)
- Scoreboard and checker development
- Verification planning and closure
- Experience with simulation and debugging tools such as VCS, Xcelium, Questa, or equivalent.
Protocol Expertise (One or More Preferred)
- PCIe Gen6 / Gen7
- LPDDR5 / LPDDR6
- UAL (Universal Accelerator Link)
- CXL (Compute Express Link)
- AMBA AXI
- AMBA CHI


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Key Competencies
- Strong debugging and problem-solving skills.
- Ability to understand complex protocol specifications.
- Excellent analytical and communication skills.
- Self-driven and capable of working in fast-paced project environments.
- Ability to collaborate effectively with cross-functional global teams.
Interview Focus Areas
Candidates should be prepared for deep technical discussions and coding exercises covering:
- System Verilog concepts
- UVM architecture and components
- Constraint randomization
- Functional coverage
- Assertions (SVA)
- Verification environment development
- Protocol-specific scenarios and debugging
- Real project experience in IP verification
Ideal Candidate Profile
A strong verification professional with hands-on expertise in System Verilog, UVM, and advanced protocol verification, who has worked on complex controller IPs such as PCIe, LPDDR, CXL, UAL, AXI, or CHI, and can independently drive verification activities from planning through closure.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills