IC Resources
Design Verification Engineer
How your CV stacks up
Upload your CV to see how well it fits this job role
?%
The Role
This is a fantastic opportunity to join a well-established semiconductor company as they continue to grow their multi-disciplinary Verification team. The group has ambitious expansion plans and is seeking Design Verification Engineers to work on complex technical challenges, delivering innovative end-user solutions for leading global consumer brands.
As a Design Verification Engineer, you will be involved in all aspects of digital verification for complete mixed-signal IC developments. You will work on sophisticated verification environments and actively contribute to the ongoing improvement of verification methodologies.
This is an excellent opportunity to become deeply involved in cutting-edge projects within a global organisation. In return, the company offers a strong benefits package, including personal and professional development, a uniquely flat culture, and a competitive compensation package including RSUs.
Reasons to use Rodeo
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
It searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Responsibilities
The team is hiring across multiple levels, from Mid-Level through to Staff. More senior engineers will have opportunities to take on additional responsibilities, such as:
- Supporting and mentoring junior engineers
- Driving improvements in verification methodologies
- Leading verification activities for larger or more complex projects
Required Skills & Experience
- Metric-driven verification, including:
- Verification planning
- Requirements extraction
- Directed and constrained-random verification
- Functional and code coverage analysis
- Strong SystemVerilog, including SVA (SystemVerilog Assertions)
- Testbench development using verification frameworks (e.g. UVM)
- Strong debugging skills
- Scripting experience with TCL or Perl
- Power-aware verification using CPF/UPF
- Formal verification and verification qualification techniques (nice to have)
Get help with your application
Your very own career expert that helps elevate your application to the next level.
Location
- Edinburgh (Newbury can be considered)
Working Model
- Hybrid (2+ days per week in the office)
Relocation & Visa Sponsorship
- Available if required
For more information, please contact Rachel Mason at IC Resources.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills