Rodeo
ResourcesPartnersSign in

KandouAI

Digital Design Engineer, UK, CH

Reading
Posted 2 months ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

About Kandou

At Kandou, we are redefining the economics of AI infrastructure. Our mission is to democratise AI by significantly reducing the Total Cost of Ownership (TCO) of hardware systems — a critical barrier to scalable adoption.

Our proprietary MIMO-over-copper technology powers a high-performance, chiplet-based AI memory fabric that is both scalable and energy-efficient. Unlike traditional interconnects, our solution reduces power consumption significantly while preserving high bandwidth and ultra-low latency — unlocking unprecedented efficiency for AI training and inference at scale.

Kandou’s architecture is not just an incremental improvement — it’s a foundational shift in how AI hardware is built for the future.

Digital Design Engineer Opportunity

Location: Lausanne (St-Sulpice), Switzerland

Responsibilities

  • Concept definition, analog to digital interface specification
  • RTL design with basics of DFT and IP verification
  • Logic synthesis, Timing analysis – desired
  • Close interaction with Verification engineers, Analog/Mixed signal designers
  • Develop block level specifications of very high-speed digital circuits that meet key performance targets based on system level requirement
  • Design and verification of very high-speed digital circuits
  • Support for post-silicon lab bring-up, debug, characterization and productization
  • Analysis and understanding of high-speed serial protocols (e.g., USB4, PCIe)
  • Analog/digital interface specification in close cooperation with analog/mixed-signal designers
  • Validation and bring-up of chips in the lab
  • Close interaction with verification and physical implementation engineers to verify circuit functionality and compliance with area, timing, and power requirements
  • Support and interact with customers on requirements, design specifications, performance results and product delivery
  • Support IP and chip level integration
  • Manage workload and schedules and report to internal management team and external customers

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Required Experience

  • 5-10 years’ experience in digital design of key circuits in multi-Gigabit serial data-link transceivers, DDR and low power high performance modern memory interfaces and experience in the semiconductor industry
  • Strong technical background in design of high-speed digital circuits in deep-submicron CMOS technologies
  • Proven experience in complex digital design and verification of data processing systems
  • Proven experience in design and verification of complex regulation systems (configuration, calibration, and dynamic adaption)
  • Experience in industry standard design EDA tools for design, simulation, and verification
  • Experience in digital high-speed blocks, CMOS High Speed interface competence would be a preference
  • Exposure to the Cadence toolset
  • Experience with multi-Gigabit serial data transceivers is highly desirable
  • Experience with analog/digital control interfaces is valuable

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Required Skills

  • Strong interest in the design of digital circuits and blocks for multi-Gigabit serial ana parallel data-link transceivers, DDR and low power high performance memory and communication interfaces
  • Strong scripting and tool setup skill
  • Strong analytical skills to translate system-level requirements into design
  • Self-motivated, with strong sense of ownership and responsibility. Good communicator and team player
  • RTL coding skills, CDC and Linting knowledge
  • Understanding of verification tools and methodologies is an advantage
  • Knowledge of synthesis, STA and signal processing techniques is an advantage
  • Advanced knowledge of high-speed and low-power design techniques and high-speed serial protocols
  • Scripting (Python preferred) and tool setup skills

Required Education

  • Proven experience and/or Masters or Ph.D. in E.E., Communications or other relevant fields
  • MSc in electronics/electrical engineering (equivalent or higher)

Kandou Website

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

RTL Design
Logic Synthesis
Timing Analysis
Python
CDC
Linting
STA
Signal Processing
CMOS Technology
USB4
PCIe
DDR
IP Verification
DFT
Analog/Digital Interface Specification
Post-silicon Debug

Location

Reading, England, United Kingdom

Sign up to applySee more jobs like this