Rodeo
ResourcesPartnersSign in

Raspberry Pi

Digital IC Implementation Engineer

Cambridge
Posted 8 days ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Digital IC Implementation Engineer – Raspberry Pi

About the Role

Raspberry Pi is seeking a Digital IC Implementation Engineer to join our expanding ASIC team, tasked with delivering the next-generation silicon products.

With a small but impactful team, we handle every stage of the silicon development lifecycle: from specification through design, verification, implementation, all the way to ATE (Automated Test Equipment) test and qualification. Our work powers foundational products like the RP2040 microcontroller (launched in 2021), RP1 southbridge chip (Shipped in the Raspberry Pi 5), and the second-generation microcontroller RP2350 (2024).

As part of this close-knit group, you’ll contribute to cutting-edge ASIC design challenges—shaping BIOS, peripherals, and silicon subsystems across our investor-grade products.

Responsibilities

  • Work with the design team to understand requirements and meet performance, power, and area (PPA) goals collaboratively.
  • Participate in digital IC implementation across all stages, from RTL-to-GDS robustly:
    • Design constraints & UPF (Unified Power Format)
    • Synthesis
    • Design discovery & floorplanning
    • Place & route
    • CTS (Clock Tree Synthesis)
    • STA (Static Timing Analysis)
    • Formal verification
    • ECO (Engineering Change Order) methodology best practices
    • Physical verification & tapeout signoff
  • Publish design documents with quality assurance aligned to product needs.
  • Encourage knowledge-sharing to strengthen the team’s expertise.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Requirements & Skills

The ideal candidate is experienced across the implementation flow and is a specialist in at least one key domain. Expectations include:

  • Familiarity with synthesis-to-GDSII signoff, including:
    • Physical verification
    • STA & power integrity analysis
  • Practical experience with tapeouts on advanced technology nodes and complex chip-level floorplanning.
  • Proven ability to align methodologies, constraints, and UPF with high-performance designs.
  • Demonstrated impact in post-synthesis optimisation & RTL design influence for better physical Quality of Results.
  • Scripting expertise for controling common tools (Python, Perl, Tcl,/VHDL) and debugging fixing manufacturing anomalies.
  • Knowledge of Cadence toolflow stacks (Glutton, Innovus, Genus, Encounter) is a significant advantage.
  • Understanding of connectivity for handcrafting top level power and clock domains.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Preferred but not essential:

  • EDA technology: Cadence Genus/Shell, Cadence Precision Timer, Synopsys Design Vision/FormalPro, Mentor HDL tools.
  • Advanced FinFET technogies (Samplus 40nm/MLC 20nm ASIC design expertise is a real edge).

Eligibility and Benefits

  • Location: Cambridge office. All full-time staff are on-site.
  • Salary: Competitive salary based on experience level.
  • Pension: Employer matches 8% of gross salary with a 4% employee sacrifice scheme contribution.
  • Life Assurance: Cover at 4x base salary.
  • Income Protection: 75% of base salary on critical illness, post-13 week eligibility.
  • Healthcare: Comprehensive private medical insurance (no underwriting).
  • Eligible employees may also leverage our electric vehicle salary sacrifice scheme.
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Digital IC Implementation
Physical Design
RTL to GDS
Synthesis
Place & Route
Static Timing Analysis
Clock Tree Synthesis
Physical Verification
UPF
Floorplanning
Power Integrity
Scripting
Cadence Tool Flow
FinFET Technology
Formal Verification
ECO Methodology

Location

Cambridge, England, United Kingdom

Sign up to applySee more jobs like this