Graphcore
Director, Silicon Logical Design

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
About Graphcore
At Graphcore, we’re building the future of AI compute.
We’re a team of semiconductor, software and AI experts, with deep experience in creating the complete AI compute stack - from silicon and software to infrastructure at datacenter scale.
As part of the SoftBank Group, backed by significant long-term investment, we are delivering key technology into the fast-growing SoftBank AI ecosystem.
To meet the vast and exciting AI opportunity, Graphcore is expanding its teams around the world.
We are bringing together the brightest minds to solve the toughest problems, in a place where everyone has the opportunity to make an impact on the company, our products and the future of artificial intelligence.
Job Summary
We are seeking a Director of Silicon Logical Design to lead and scale our Logical Design group within the Silicon department. This role is accountable for the overall strategy, technical direction, execution quality and team development for Graphcore's microarchitecture and RTL design efforts.
The Director will be responsible for ensuring that our logical design methodologies, architectures and RTL implementations meet world class standards for performance, power, area, and schedule. This leader will partner closely with Architecture, Physical Design, Verification, DFT and Program Management teams to ensure successful, predictable silicon delivery aligned with Graphcore's long term product roadmap.
The Team
The Logical Design team deliver the micro-architecture and RTL that realise our advanced chip architectures. As Director, you will guide this multi site team, strengthen cross functional collaboration, and drive the evolution of our design flows and capabilities.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
Responsibilities And Duties
Leadership & Strategy
- Define and execute the strategic roadmap for Logical Design, ensuring alignment with Graphcore's silicon and product strategy.
- Lead, grow and mentor a high performing RTL/micro architecture design organisation.
- Establish and implement best in class design methodologies, documentation standards and quality metrics.
- Drive continuous improvement across team structure, workflows, tooling, and design processes.
Technical Ownership
- Provide technical oversight of micro architecture specification and RTL development across all major blocks and subsystems.
- Guide architectural feasibility studies, contribute to architectural trade offs and micro architecture definition.
- Oversee the integration of third party IP, complex application specific blocks, and high performance custom designs.
- Ensure robust design sign off through high quality linting, synthesis, CDC/RDC, timing closure and coverage metrics.
Cross-Functional Collaboration
- Partner closely with Physical Design, Verification, DFT, Architecture and Program Management teams to ensure cohesive planning and execution.
- Foster strong communication across teams and global sites, ensuring alignment on priorities, risks and deliverables.
- Support silicon bring-up and debug efforts by providing expert guidance and deep understanding of RTL behaviour and architecture.
Execution & Delivery
- Own delivery of high quality, on schedule RTL for multiple parallel silicon programs.
- Establish scalable project planning and tracking practices, including resource planning and risk mitigation.
- Champion design automation and infrastructure improvements to accelerate productivity and improve design quality.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Essential Skills & Experience
- Degree in Computer Science, Electrical Engineering or a related field; advanced degree preferred.
- Extensive experience in digital logical design, micro-architecture and RTL development for large scale, high performance silicon projects.
- Proven success leading and developing technical teams in a semiconductor environment.
- Deep expertise in SystemVerilog or VHDL and familiarity with modern digital design flows.
- Strong ability to diagnose and resolve complex design issues, including via scripting/programming (Python, Tcl, etc.).
- Demonstrated excellence in cross functional leadership and communication across global teams.
- Strong organisational skills with ability to manage multiple priorities and drive execution in fast-paced environments.
Desirable Experience
- Processor or accelerator micro architecture.
- High-speed serial interfaces and complex, high bandwidth IP blocks.
- Arithmetic pipeline design and floating point datapaths.
- Advanced synthesis, timing analysis, power analysis, and logical equivalence checking.
- Design-for-test methodologies.
- Power integrity and silicon device level understanding.
- Experience with silicon bring-up and post-silicon validation.
- Program planning and multi-project execution leadership.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills