Rodeo
ResourcesPartnersSign in

Apple

Early Career - PMU Design Verification Engineer

Swindon
Posted about 15 hours ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

At Apple, we work every single day to craft products that enrich people's lives.

Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for an ambitious and outstandingly talented Design Verification Engineer. As a member of our dynamic group, you will have the unique and exciting opportunity to shape upcoming products that will delight and inspire millions of Apple’s customers every day!

Apple’s PMU Hardware Tech team are responsible for delivering the power in a highly configurable and controlled way to the high end Apple SoCs, which power everything from Apple Watch, AirPods, and Apple TV to iPhone, iPad, Mac and Vision Pro. We are looking for a recent Graduate or Junior Digital Design Engineer, with the talent, ambition and passion, to innovate the way we verify our next generation of power management silicon, to provide industry leading power efficiency, achieve customer expectations of device performance, battery efficiency, and welcome you to work among the industry’s best.

We are looking for a Design Verification Engineer who will enable bug-free first silicon for our mixed-signal designs, in close collaboration with Digital and Analog Design engineers. The responsibilities include all phases of pre-silicon verification including establishing design verification methodology and test-plan development. Additional responsibilities will include verification environment development, such as stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

DESCRIPTION

In this role you will develop verification plans in coordination with design leads and architects. You'll be responsible for planning, building and maintaining verification test bench components and environments. Generate directed and constrained random tests. Run simulations and debug design and environment issues. Create functional coverage points, analyze coverage, and improve test environment to target coverage holes. Craft automated verification flows for block and chip level verification. Apply knowledge of hardware description languages (VHDL/Verilog), hardware verification languages (SystemVerilog/UVM), and logic simulators to verify complex designs. Work with other block and core level engineers to ensure an efficient verification flow.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

MINIMUM QUALIFICATIONS

  • BSc/MSc/BEng/MEng/PhD in Electronic Engineering or an equivalent field
  • Good understanding of System Verilog
  • Basic understanding/experience of verification methodologies such as UVM
  • Understanding of digital logic circuits
  • Experience with digital logic simulation
  • Experience with Python, Perl or TCL
  • Ability to work well in a team and be productive under tight schedules
  • Strong communications skills, self-motivated and well-organised, combined with ability to collaborate
  • Strong analytical/problem solving skills
  • Fluency in English language (written and verbal) is required

PREFERRED QUALIFICATIONS

  • Understanding of Analog or mixed signal circuits is desirable but not required
  • Knowledge of constrained random verification is desirable but not required
  • Some international travel may be required.
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

SystemVerilog
UVM
Digital Logic Design
Python
Perl
TCL
VHDL
Verilog
Logic Simulation
Functional Coverage
Test-plan Development
Mixed-signal Design

Location

Swindon, England, United Kingdom

Sign up to applySee more jobs like this