Cirrus Logic

ESD Engineer - (MH-64001009)

Austin
Posted 2 months ago

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

ESD Engineer - (MH-64001009)

For over four decades, Cirrus Logic has been propelled by the top engineers in mixed-signal processing. Our rockstar team thrives on solving complex challenges with innovative end-user solutions for the world's top consumer brands. Cirrus Logic is also known for its award-winning culture, which was built on a foundation of inclusion and fairness, meaningful community engagement, and delivering enjoyable employee experiences at every turn. But we couldn’t do it without our extraordinary workforce – and that’s where you come in. Join our team and help us continue to make Cirrus Logic an exceptional place to grow your career!

The Role: The ESD Engineer will drive the development of our I/O library—leading the design, simulation, characterization, and validation of advanced I/O pad structures. You’ll define and implement our chip‑ and IP‑level ESD methodology, ensuring every product meets the highest standards of robustness and reliability. In this role, you’ll design ESD protection devices, create silicon test structures for ESD and latch‑up evaluation, and translate silicon data into optimized design rules. You’ll also collaborate closely with our foundry partners on ESD library updates and LUP rule development. Success requires a holistic understanding of mixed‑signal CMOS ESD/EOS protection, along with the ability to see gaps, integrate methodologies, and strengthen our end‑to‑end protection strategy. This is a high‑impact opportunity to shape product reliability across Cirrus Logic’s entire mixed‑signal portfolio. \n

What You’ll Own & Create Design, simulate, and optimize advanced I/O circuits and ESD protection structures. Characterize and model I/O libraries to support high‑performance mixed‑signal design flows. Release, maintain, and improve I/O libraries and models used across multiple design teams. Apply deep expertise in ESD and latch‑up requirements to ensure robust, reliable silicon. Drive ESD sign‑off for both chip‑level and block‑level designs, ensuring consistent methodology. Act as a technical leader, unifying ESD, latch‑up, and I/O strategies—gaining alignment across business units and elevating best practices company‑wide.

Reasons to use Rodeo

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Skills You’ll Bring to the Team MSc in Electrical Engineering (or equivalent experience) with a strong track record in advanced circuit design. A holistic understanding of ESD/EOS protection for mixed‑signal CMOS circuits. Strong fundamentals in ESD circuit design, layout, and testing. Proven experience in I/O design, including CMOS circuitry, latch‑up mitigation, physical verification, and device‑level characterization. Chip‑level ESD signoff expertise and a deep understanding of reliability requirements. Ability to guide layout engineers, ensuring robust, ESD‑safe layout implementation. Proficiency with Cadence schematic capture, layout, and simulation tools. Ability to work independently as well as lead or collaborate within high‑performing technical teams. Clear, effective communication—both written and verbal. Experience in IBIS model generation is a plus

Benefits That Put You First At Cirrus Logic, we’re deeply committed to the health, happiness, and long‑term well‑being of our employees and their families. Our benefits are designed to support your life both inside and outside the office—because when you thrive, we all do. What We Offer: Inclusive, competitive medical, Rx, dental, and vision coverage to keep you and your family well‑supported. FSA & HSA options, letting you use pre‑tax dollars for expected—or unexpected—medical expenses. Family‑forming benefits, because every path to parenthood deserves support. On‑site Medical Clinic, providing convenient care right at work. 10 paid holidays to help you recharge throughout the year. 17 days of PTO, giving you the flexibility to take time when you need it. Immediate 401(k) eligibility with employer matching, helping you invest in your financial future from day one. Free snacks and refreshments stocked in every office to fuel your day.

Get help with your application

Your very own career expert that helps elevate your application to the next level.

\n #LI-Hybrid #LI-PD1 #HOTT

Export control restrictions based upon applicable laws and regulations would prohibit candidates who are nationals of certain embargoed countries from working in this position without Cirrus Logic first obtaining an export license. Candidates for this role must be able to access technical data without a requirement for an export license. We are unable to sponsor or obtain export licenses for this role.

Cirrus Logic strives to select the best qualified applicant for any opening. Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Skills

ESD circuit design
I/O library design
Mixed-signal CMOS
Silicon characterization
Latch-up mitigation
Physical verification
Cadence
Schematic capture
Layout design
Circuit simulation
Reliability engineering
Technical leadership
IBIS model generation
Foundry collaboration
Device-level characterization