Rodeo
ResourcesPartnersSign in

Raspberry Pi

Experienced IC Design Engineer

Cambridge
Posted 15 days ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

About the Role

Raspberry Pi is seeking an experienced IC Design engineer to join our expanding ASIC team to help deliver our next-generation products. We have been building our own silicon at Raspberry Pi for some years now, starting with the RP2040 microcontroller in 2021, and following with the RP1 southbridge chip for the main Raspberry Pi platform on Raspberry Pi 5. Our second-generation microcontroller, RP2350, was released in 2024. The ASIC team looks after everything in the silicon flow, from specification through design, verification, and implementation, including ATE test and qualification. With a small team, we get involved in all aspects of getting successful products into production.

Responsibilities

As an experienced design engineer, you will take ownership of front-end tasks from specification to design, verification, and implementation with support from specialists in other teams. You will be capable of both working autonomously and also dynamically with other members of the ASIC team. Your responsibilities will include:

  • Design, IP integration, verification planning and execution
  • Specifying and/or configuring IP and systems
  • Working closely with the software team
  • Supporting FPGA platforms for fast software development and verification
  • Assisting the implementation team with power and timing issues

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Requirements

Key Requirements

  • A good level of experience (typically 10+ years) in SoC or MCU architecture, with at least one tape-out where you held architectural ownership of a chip or non-trivial subsystem
  • Deep understanding of modern microcontroller and processor design, including real-time behaviour, deterministic interrupt handling, low-power modes, flash/SRAM hierarchies, and common peripherals (e.g. SPI, I²C, UART, USB, PIO-style fabrics, ADC/DAC, timers)
  • Equally strong grasp of broader SoC concepts: coherent and non-coherent interconnect, AXI/AHB/APB, cache hierarchies, DMA, memory controllers, security architecture (TrustZone or equivalent), and how an OS-class subsystem coexists with real-time domains on the same die
  • Fluent in the implementation reality of chips — RTL (SystemVerilog), verification methodology (UVM, formal, emulation/FPGA), DFT, timing closure, power analysis, and physical design constraints. You do not need to be a specialist in each, but you need to be credible across all of them
  • Track record of making good engineering trade-offs under real cost, schedule, and PPA pressure, and communicating them clearly to both engineers and non-engineers
  • Comfortable working close to software: you have written non-trivial embedded C, understand toolchain and SDK implications of architectural choices, and care about what shipping the chip feels like for the developer using it
  • Ability to communicate complex ideas, design goals, and status effectively both verbally and through documentation
  • Strong drive and ability to work to a schedule
  • Familiarity with scripting languages (Bash, Python, Tcl, etc)

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

The Following Would Also Be Useful

  • Experience of Cadence simulation tool flow
  • Experience with ASIC/FPGA synthesis and implementation, DFT architecture and insertion, software development, and scripting

Location

The role is based in Cambridge with an expectation of full-time office attendance.

Benefits

  • Competitive salary based on level of experience
  • Employer pension contributions of 8% when the employee contributes 4% of their gross salary into the salary sacrifice scheme
  • Life assurance of 4 × base salary
  • Income protection of 75% of base salary in the event of critical illness, commencing after 13 weeks of long-term illness or absence from work
  • Private medical insurance (medical history disregarded)
  • Access to our electric vehicle salary sacrifice scheme, subject to eligibility
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

SoC Architecture
MCU Architecture
Microcontroller Design
Processor Design
Real-Time Behaviour
Deterministic Interrupt Handling
Low-Power Modes
Flash Hierarchies
SRAM Hierarchies
Common Peripherals
RTL
Verification Methodology
Power Analysis
Physical Design Constraints
Embedded C
Scripting Languages

Location

Cambridge, England, United Kingdom

Sign up to applySee more jobs like this