Rodeo
ResourcesPartnersSign in

Artemis Chase - Defence & Space Specialists

Field-Programmable Gate Arrays Engineer (FPGA)

Cambridgeshire
£60k – £75k/yr
Posted 1 day ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Field-Programmable Gate Arrays Engineer (FPGA)

We are looking for a Senior FPGA Engineer to take technical ownership of complex FPGA-based designs, from early architecture through implementation, verification, and hardware bring-up. This role suits an experienced engineer comfortable making system-level design decisions, mentoring others, and delivering robust, production-ready RTL, while staying hands-on with HDL coding, simulation, and debugging. You will work on high-performance digital systems, potentially touching RF, mixed-signal, or high-speed domains, and will help set design quality and verification standards for the team.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

Do you have...

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Strong, demonstrable experience designing production FPGA systems in an HDL Deep understanding of clock-domain crossing and reset strategies Experience with pipelined architectures and timing closure Strong grasp of FSM design, datapaths, and control logic Experience with modern FPGA vendor toolchains Confidence debugging across RTL, simulation, and hardware Experience designing and implementing DSP blocks

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

FPGA Design
HDL Coding
Simulation
Debugging
Clock-Domain Crossing
Reset Strategies
Pipelined Architectures
Timing Closure
FSM Design
Datapaths
Control Logic
DSP Blocks

Location

Cambridgeshire, England, United Kingdom

Sign up to applySee more jobs like this