Randstad
Field-Programmable Gate Arrays Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
FPGA Engineer
๐ Location: Hybrid (2 to 3 days per week in our Reading office)
โณ Contract Length: 6 Months
๐ฐ Rate: ยฃ400/day outside IR35
We aren't just theorising about the future; we are actively building it. Born from a philosophy of bold innovation, we have successfully transitioned groundbreaking quantum technology from an academic dream into a commercial reality.
๐ ๏ธ The Role
As an FPGA Engineer, you will be a driving force behind designing, implementing, and verifying FPGA solutions for high-performance microwave and control applications. Working hand-in-hand with our Embedded Software, Firmware, and Hardware Engineers, you will help deliver the robust, scalable, and maintainable FPGA architectures that power our cutting-edge computing platforms. โก
๐ป What You'll Be Working On
- Design & Verification: Create and verify complex FPGA logic using SystemVerilog for high-performance hardware applications.
- Pipeline Development: Build scalable RTL, high-speed interfaces, and DSP pipelines for ADCs, DACs, memory devices, and RF SoC platforms. ๐ก
- System Optimisation: Fine-tune FPGA designs for deterministic timing, timing closure, multi-clock domain synchronisation, and optimal resource utilisation. โฑ๏ธ
- Lab Integration: Perform rigorous FPGA verification, laboratory debugging, integration, and system-level validation against technical requirements. ๐ฌ
- Interface Definition: Establish communication, synchronisation, and data transfer interfaces across distributed hardware systems. ๐
- Cross-Functional Collaboration: Work seamlessly with internal engineering teams while supporting supplier and external development activities as needed. ๐ค
- Documentation: Produce crystal-clear FPGA architecture, interface, and implementation documentation to ensure traceability and long-term maintainability. ๐
Reasons to use Rodeo
Iโm in my final year doing Economics and I donโt know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer โ it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) donโt need a masters. Letโs look at the ones youโd be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet โ that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant โ 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
Youโve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon โ deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme โ client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right โ and where to focus when applying.
๐ฏ What We're Looking For
- ๐ผ Proven commercial experience delivering complex FPGA design, verification, and integration projects.
- โจ๏ธ Strong development expertise using SystemVerilog for advanced FPGA applications.
- ๐ Hands-on experience developing high-speed ADC, DAC, and memory interfaces.
- ๐ฐ๏ธ Deep expertise in deterministic timing, multi-clock domain design, and synchronisation.
- ๐๏ธ Solid understanding of FPGA architecture, RTL development, and rigorous verification methodologies.
- ๐ A strong background in timing analysis, constraint definition, and achieving timing closure.
- ๐งฎ Experience implementing DSP algorithms on FPGA platforms, alongside modelling experience using MATLAB or Simulink.
- ๐ป Practical experience working with RF SoC platforms and high-speed digital data transfer architectures.
- ๐ฅ๏ธ Proficiency with Intel/Altera Quartus.
- ๐๏ธ Hands-on laboratory debugging skills utilizing oscilloscopes and spectrum analysers.
- ๐ง Excellent analytical, troubleshooting, and code review capabilities.


Get help with your application
Your very own career expert that helps elevate your application to the next level.
๐ The 'Nice-to-Haves'
- ๐ Previous experience working on RF, microwave, or other high-performance digital systems.
- ๐ Familiarity with distributed hardware systems and seamless hardware/software integration.
- ๐ Experience guiding supplier engagements or managing outsourced engineering activities.
- ๐ A strong track record of producing high-quality engineering documentation to support long-term product maintenance.
โIt took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what Iโve been looking for.โ
Jessica, London
Skills
Location