Rodeo
ResourcesPartnersSign in

IC Resources

FPGA Engineer

Hampshire
Posted 2 days ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Senior FPGA Engineer Role

We are supporting a pioneering communications technology company developing next-generation hardware that will enable global 5G connectivity from space. They are looking to add a Senior FPGA Engineer to their growing engineering team, working on advanced signal processing solutions for satellite-based communication systems.

This role offers the opportunity to work on cutting-edge FPGA and ASIC developments, transforming complex communications algorithms into high-performance hardware. You’ll collaborate closely with systems architects, algorithm engineers, and verification teams, contributing throughout the full development lifecycle from architecture through to system integration.

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

The position will involve:

  • Developing RTL for high-throughput digital systems
  • Creating verification environments
  • Implementing designs on modern FPGA platforms
  • Optimizing solutions for performance, resource utilization, and power efficiency
  • Contributing to engineering best practices
  • Working closely with multidisciplinary teams to deliver production-ready hardware

Required Background:

  • Strong RTL development using Verilog or SystemVerilog
  • Experience developing FPGA and/or ASIC designs
  • Knowledge of timing closure, synthesis, and hardware optimization
  • Experience with FPGA verification and simulation methodologies
  • Familiarity with AMD/Xilinx FPGA toolchains
  • Strong communication skills and experience working within multidisciplinary engineering teams

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Advantageous Experience:

  • Digital communications
  • DSP
  • UVM
  • AMBA
  • PCIe
  • JESD
  • Python
  • ASIC development

If you’re interested in the position of Senior FPGA Engineer, please apply or contact Sam Cruse at IC Resources.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

RTL Development
Verilog
SystemVerilog
FPGA Design
ASIC Design
Timing Closure
Synthesis
Hardware Optimisation
FPGA Verification
Simulation Methodologies
AMD/Xilinx Toolchains
Digital Communications
DSP
UVM
AMBA
PCIe

Location

Hampshire, England, United Kingdom

Sign up to applySee more jobs like this