Rodeo
ResourcesPartnersSign in

Coalesce Management Consulting

FPGA Engineers

England
Posted about 15 hours ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Role Overview

MDA Space is seeking multiple FPGA-focused engineers with strong capability across VHDL, DSP/Telecoms, and ideally C++ for embedded parallel processing. This work supports upcoming project wins, with immediate demand expected within 2–4 weeks.

The ideal contractor is someone who can own an FPGA feature end-to-end — from requirements capture through to hardware bring-up — while also contributing to DSP algorithm implementation and, where relevant, C++ development for Versal ACAP AI engines.

Key Responsibilities

FPGA Design & Development (Highest Priority)

  • Requirements capture and interpretation for FPGA-based systems
  • Architectural design including block-level diagrams and interface definition
  • RTL implementation using VHDL (production code)
  • MATLAB or Python modelling of mathematical IP blocks
  • Development of VHDL testbenches for bit-accurate verification
  • Testbench simulation against reference test vectors
  • Synthesis, place-and-route, and timing closure
  • Writing timing constraints and other FPGA constraints
  • Hardware bring-up and validation on target platforms
  • Debugging and confirming functionality through hardware test
  • (Nice to have) Bare-metal or Embedded Linux programming to test programmable logic within SoC devices

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.

DSP & Telecoms Engineering (Second Priority)

  • Understanding of DSP algorithms commonly implemented in FPGA
  • Ability to translate DSP/Telecoms requirements into FPGA architectures
  • Experience with modulation, filtering, channel coding, or similar signal-processing blocks
  • (Nice to have) 5G-specific knowledge for telecoms-related IP

C++ for Embedded Parallel Processing (Third Priority)

  • C++ development for Versal ACAP AI Engines or similar heterogeneous compute platforms
  • Experience with parallel processing, vectorisation, or hardware-accelerated compute
  • Ability to integrate C++ compute kernels with FPGA-based data paths
  • Strong MATLAB experience for algorithm modelling and validation

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Required Skills & Experience

  • Strong FPGA design background with VHDL (not System Verilog)
  • Proven experience delivering FPGA features from concept to hardware test
  • Ability to write high-quality testbenches and verification environments
  • Experience with MATLAB and/or Python for algorithm modelling
  • DSP or Telecoms engineering experience
  • Understanding of timing closure, constraints, and FPGA toolchains
  • Experience with hardware testing, debugging, and validation
  • Strong communication skills and ability to work independently in a contract environment
Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

FPGA Design
VHDL
DSP
Telecoms
C++
Embedded Systems
MATLAB
Python
Algorithm Modelling
Verification
Debugging
Hardware Testing
Timing Closure
Signal Processing
5G
Parallel Processing

Location

England, United Kingdom

Sign up to applySee more jobs like this