Rodeo
ResourcesPartnersSign in

IC Resources

IC Layout Engineer

Hampshire
Posted 8 days ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

IC Layout Engineer – Revolutionary AI Hardware Infrastructure (Southampton, Hybrid Work)

About the Role

A thrilling opportunity exists for an IC Layout Engineer to join an ambitious semiconductor company, recognised for its groundbreaking work in AI hardware infrastructure.

We are expanding rapidly, and our Southampton office offers exceptional flexibility—just a day or two in the office every fortnight.

As a member of our skilled team of Analog IC Design & Layout experts, you will contribute to:

  • The physical layout of high-speed analog and mixed-signal integrated circuits
  • Producing high-quality, manufacturable layouts that meet exacting electrical, matching, parasitic, thermal, and reliability specifications
  • Supporting and transitioning schematics into perfect IC designs ready for fabrication
  • Developing cutting-edge designs that leave a tangible mark on real-world applications

This is an ideal environment for someone: ✔ Who enjoys working in a fast-paced, small team and making direct technical contributions ✔ Who thrives in driving technical innovation and influencing product direction ✔ Ready to play an integral role in growing a dynamic semiconductor business

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.


Key Responsibilities

  • Conduct and perfect physical layout creation for analog and mixed-signal ICs
  • Ensure floorplanning, routing, and device matching adhere to the highest standards
  • Support simulations and debug DRC, LVS, and parasitic extraction to guarantee layout integrity
  • Utilise Cadence Virtuoso and other industry tools (e.g., Calibre, Assura, Pegasus) to maintain efficiency
  • Optimise designs for advanced semiconductor processes
  • Collaborate closely on design challenges, troubleshooting complex layouts, and ensuring manufacturability

Requirements

Must-Have Skills & Experience

  • Deep knowledge of analog and mixed-signal CMOS layout techniques
  • Familiarity with essential layout processes: floorplanning, routing, matching strategies, routing management**
  • Strong DRC (Design Rule Checking) and LVS (Layout vs. Schematic) troubleshooting skills with tools like Calibre, Assura, or Pegasus
  • Experience in Cadence Virtuoso for efficient IC layout creation
  • Understanding of parasitic extraction, electrical skepticism, and manufacturability compliance

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Desirable Experience

  • Extensive hands-on experience with:
    • PLLs (Phase-Locked Loops)
    • ADCs / DACs (Analog-to-Digital / Digital-to-Analog Converters)
    • SerDes (High-Speed Serial Data Interfaces)
    • Regulators, bias circuits, bandgap references, oscillators, amplifiers, and filters
  • Knowledgeable with high-speed I/O and its unique layout challenges

Why Join Us?

  • Competitive market salary
  • Flexible, hybrid working – enjoy a great work-life balance with stipulated in-office days only
  • Collaborative small team where your technical input is highly regarded
  • Remote work options + a supportive work environment

How to Apply

For further details or to apply, please reach out to Caroline Pye at IC Resources – we’d love to hear from you!

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

Analog IC Design
Layout Techniques
Device Matching
Floorplanning
Routing
DRC
LVS
Debug
Parasitic Extraction
IC Layout Tools
Cadence Virtuoso
Calibre
Assura
Pegasus
PLLs
ADCs

Location

Hampshire, England, United Kingdom

Sign up to applySee more jobs like this