Rodeo
ResourcesPartnersSign in

Elite People Partners Ltd

Principal Design Engineer

England
£100k – £135k/yr
Posted 2 days ago
Sign up to applySee more jobs like this

How your CV stacks up

1Upload CV
2Analyse CV
3Improve CV

Upload your CV to see how well it fits this job role

?%

Principal Design Engineer

Principal Design Engineer (SystemVerilog / Micro-Architecture) – £100,000–£135,000 + bonus

[No response lines skipped - rendering begins here]

My client’s engineering team is seeking a Principal Design Engineer to enhance the development of cutting-edge GPU / AI compute IP. This role focuses on strengthening core micro-architecture and system design capabilities within critical programmes.


About the Role

A multi-disciplinary position operational at the interface of architecture design, RTL design (SystemVerilog), and physical implementation. The successful candidate will collaborate closely with Verification and Systems teams, ensuring highly-scalable, high-performance silicon delivery.


Responsibilities

  • Own and drive end-to-end micro-architecture definition from concept specs
  • Develop high-quality SystemVerilog RTL to meet strict performance-power-area goals
  • Ensure design-for-verification (DFV) efficiency alongside verification teams
  • Collaborate with physical design teams to resolve timing, congestion, and power challenges
  • Shape overall design strategies for GPU / compute IP blocks
  • Champion complex architectural elements and technical direction
  • Proactively influence engineering excellence within a matrix organisation
  • Operate as a senior technical leader, driving impact on high-value IP programmes

Reasons to use Rodeo

I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?

Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.

Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.

Start with a chat, not a search bar

Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.

P

Graduate Consultant — 2026 Scheme

PwC·London, UK
£35,000/yr

Why you're a good match

Strong

Your economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.

See breakdown
Save jobNot relevant
View details

It searches the market for you

Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.

Why you're a good match

You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.

See breakdown
Strong

Experience fit

Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.

See breakdown
Strong

Only hits

No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.


Essential Skills

✅ Proven expertise in SystemVerilog RTL design (12+ years) ✅ Ownership of micro-architecture (beyond just implementation) ✅ ~15+ years digital design experience in SoC/CPU/GPU or ASIC environments ✅ Physical design depth (awareness of timing/area/power tradeoffs) ✅ Verification and DFT methodology awareness (DFT-related) ✅ Experience working across architecture·verification·physical teams in collaborative settings


Nice to Have (but not required)

✨ GPU / CPU / AI accelerator block design experience ✨ Memory/caches/interconnect design expertise ✨ Datapath/ALU/compute pipeline microarchitecture domain knowledge ✨ High-performance SoC environments understanding

This role is NOT:

  • Pure “coding” at RTL level without architectural ownership
  • Block-contained implementation (deeply integrated with larger architectures)
  • Research-focused (expect hands-on loading work)
  • Fully prescriptivedan direct hire

Why Join Us

✅ Lead at Principal level with trailblazing impact ✅ Drive real timeline unblocking on core IP programmes ✅ Shape breakthrough designs in GPU/AI computing ✅ Engage in high-visibility collaboration across teams ✅ Access to architecture·system·design frontiers


Compensation & Benefits

Offer DetailSummary
Base Salary£100,000–£135,000
**Bonus£35K–£40.6K (30% target)
Total Compensation£135K–£175.5K
PensionCompany contribution + salary-matching
MedicalPrivate medical insurance
ProtectionCritical illness and income protection services
RelocationFully supported
Flexible WorkHybrid-remote 3 days onsite

Get help with your application

Your very own career expert that helps elevate your application to the next level.

Get help applying for this job

Interview Process

3-Step Process (completed within 2–3 weeks)

  1. Technical Screening (45-min) – Coding/architecture discussion
  2. Technical Panel (120 min) – Deep dive in micro-arch+design strategies
  3. HR/CTO Alignment – Ledgers final cultural and stakeholder fit

Note: opens immediately—impact visible upon start.

Trusted by 25,000+ job seekers

“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”

Jessica, London

Get help applying for this job

Skills

SystemVerilog
Micro-Architecture
Digital Design
SoC
CPU
GPU
ASIC
Verification
Physical Design
Timing
Power
Communication
Cross-Functional Teams
Technical Leadership

Location

England, United Kingdom

Sign up to applySee more jobs like this