Aion Silicon
Principal Design Engineer

How your CV stacks up
Upload your CV to see how well it fits this job role
?%
Location: Global (Hybrid)
Department: Engineering
Reporting to: Frontend Design Function Lead
At Aion Silicon, we're tackling some of the most complex and exciting challenges in ASIC and SoC design. As we continue to grow, we're looking for an exceptional Principal Design Engineer to provide technical leadership across cutting-edge silicon development programmes, working with global customers and world-class engineering teams. This is more than a design role. It's an opportunity to influence technology strategy, mentor talented engineers, drive innovation, and play a key role in delivering advanced semiconductor solutions from concept through to silicon.
Why This Role?
As a Principal Design Engineer, you'll be at the forefront of complex ASIC and IP development projects, leading multidisciplinary teams across multiple locations. You'll work directly with customers, architects, and technology partners to create innovative solutions that power the next generation of semiconductor products. You'll have the autonomy to make technical decisions, shape methodologies, influence engineering direction, and help define best practices across the organisation.
What You'll Do
- Lead the technical delivery of complex ASIC and SoC development programmes.
- Define microarchitectures and translate customer requirements into high-quality silicon solutions.
- Drive frontend design activities from specification through integration and handover.
- Mentor and develop engineering teams, fostering a culture of technical excellence.
- Collaborate with customers, architects, and third-party IP providers to solve complex design challenges.
- Guide methodology development and continuous improvement initiatives.
- Evaluate and deploy industry-leading EDA tools and design flows.
- Manage technical risks, schedules, deliverables, and quality targets.
- Represent Aion Silicon within the wider engineering community through conferences, technical papers, and industry engagement.
Reasons to use Rodeo
I’m in my final year doing Economics and I don’t know whether to apply for grad schemes now or do a masters first. What do you think?
Honest answer — it depends on where you want to end up. A lot of top grad schemes (Big 4, civil service, banking) don’t need a masters. Let’s look at the ones you’d be competitive for now, and we can decide if a masters actually adds anything.
Also worth knowing: most autumn 2026 applications are open now. Timing matters more than you think.
Start with a chat, not a search bar
Grad scheme, placement, apprenticeship? Not sure what you want yet — that's fine. Your agent talks it through with you and turns "I have no idea" into a shortlist.
Graduate Consultant — 2026 Scheme
Why you're a good match
StrongYour economics background and your summer at a regional bank line up with what PwC looks for on the consulting scheme. Applications close in four weeks.
See breakdownIt searches the market for you
Every day your agent scans the market matching roles against what actually matters to you, not just keywords on a CV.
Why you're a good match
You’ve got the grades and the economics background, and your bank internship is exactly the experience this scheme looks for. Apply soon — deadlines close within the month.
Experience fit
Your summer at the bank plus your econometrics coursework map directly to the day-one responsibilities on this scheme — client modelling, market briefings, and deal support.
Only hits
No noise. No "maybe this fits." Just roles with a clear explanation of why they're right — and where to focus when applying.
What We're Looking For
Essential
- 10+ years' experience in digital IC, ASIC or SoC design
- Deep understanding of digital design concepts and complex system architectures
- Proven track record of technical leadership on large-scale semiconductor projects
- Experience leading engineers and influencing technical direction
- Strong problem-solving and decision-making skills
- Customer-facing experience with the ability to communicate complex technical concepts clearly
- Experience with project and task management tools such as Jira
- Degree, Master's, or PhD in Electronic Engineering, Computer Engineering, or a related discipline (or equivalent experience)


Get help with your application
Your very own career expert that helps elevate your application to the next level.
Desired
- Experience Verilog, SystemVerilog or VHDL
- Design for Test (DFT)
- Clock, reset and power management architectures
- UPF / CPF power intent
- Lint, CDC and design sign-off methodologies
- Synthesis and timing constraints generation
- SoC verification and HW/SW co-verification
- Linux environments and scripting with Python, Tcl, Perl or Java
Why Join Aion Silicon?
At Aion Silicon, we combine the agility of a specialist engineering organisation with the opportunity to work on globally significant semiconductor projects. Our engineers collaborate with some of the most innovative technology companies in the world, developing products that push the boundaries of performance, power efficiency, and innovation. You'll join a culture that values:
✅ Technical excellence
✅ Innovation and creativity
✅ Collaboration and knowledge sharing
✅ Career development and leadership growth
✅ Global teamwork and customer impact
If you're passionate about leading complex silicon design programmes and want to work alongside some of the brightest minds in the industry, we'd love to hear from you. Apply today and help design the technology powering tomorrow.
“It took my CV and asked me questions relevant to understanding what kind of jobs to suggest for me. Suggestions were almost perfect. Jobs were exactly what I’ve been looking for.”
Jessica, London
Skills
Location